SANYO

FILE NO.

SERVICE MANUAL

LCD-22VT10DVD(B)

PRODUCT CODE NO.:

1 682 348 96

DVD built-in LCD TV

REFERENCE No. SM0948001

CONTENTS

Safety precautions……..…
Alignment instructions ……
Method of software upgrading……..
Working principle analysis of the unit…….…….…….
Block diagram……..…….…….
IC block diagram……..……
Wiring diagram …….
Troubleshooting guide ……..……
Schematic diagram……
APPENDIX-A: Assembly list
APPENDIX-B: Exploded View
Removing or Installing the Stand
Wall mounting instructions

Attention: This service manual is only for service personnel to take reference with. Before servicing please read the following points carefully.

Safety precautions

1. Instructions

Be sure to switch off the power supply before replacing or welding any components or inserting/plugging in connection wire Anti static measures to be taken (throughout the entire production process!):
a) Do not touch here and there by hand at will;
b) Be sure to use anti static electric iron;
c) It's a must for the welder to wear anti static gloves.
Please refer to the detailed list before replacing components that have special safety requirements.
Do not change the specs and type at will.

2. Points for attention in servicing of LCD

2.1 Screens are different from one model to another and therefore not interchangeable. Be sure to use the screen of the original model for replacement.
2.2 The operation voltage of LCD screen is 700-825V. Be sure to take proper measures in protecting yourself and the machine when testing the system in the course of normal operation or right after the power is switched off. Please do not touch the circuit or the metal part of the module that is in operation mode. Relevant operation is possible only one minute after the power is switched off.
2.3 Do not use any adapter that is not identical with the TV set. Otherwise it will cause fire or damage to the set.
2.4 Never operate the set or do any installation work in bad environment such as wet bathroom, laundry, kitchen, or nearby fire source, heating equipment and devices or exposure to sunlight etc. Otherwise bad effect will result.
2.5 If any foreign substance such as water, liquid, metal slices or other matters happens to fall into the module, be sure to cut the power off immediately and do not move anything on the module lest it
should cause fire or electric shock due to contact with the high voltage or short circuit.
2.6 Should there be smoke, abnormal smell or sound from the module, please shut the power off at
once. Likewise, if the screen is not working after the power is on or in the course of operation, the power must be cut off immediately and no more operation is allowed under the same condition.
2.7 Do not pull out or plug in the connection wire when the module is in operation or just after the power is off because in this case relatively high voltage still remains in the capacitor of the driving circuit. Please wait at least one minute before the pulling out or plugging in the connection wire.
2.8 When operating or installing LCD please don't subject the LCD components to bending, twisting
or extrusion, collision lest mishap should result.
2.9 As most of the circuitry in LCD TV set is composed of CMOS integrated circuits, it's necessary to pay attention to anti statics. Before servicing LCD TV make sure to take anti static measure and ensure full grounding for all the parts that have to be grounded.
2.10 There are lots of connection wires between parts behind the LCD screen. When servicing or moving the set please take care not to touch or scratch them. Once they are damaged the screen

Attention: This service manual is only for service personnel to take reference with. Before servicing please read the following points carefully.

would be unable to work and no way to get it repaired.
If the connection wires, connections or components fixed by the thermotropic glue need to

disengage when service, please soak the thermotropic glue into the alcohol and then pull them out
in case of dagmage.
2.11 Special care must be taken in transporting or handling it. Exquisite shock vibration may lead to
breakage of screen glass or damage to driving circuit. Therefore it must be packed in a strong case
before the transportation or handling.
2.12 For the storage make sure to put it in a place where the environment can be controlled so as to
prevent the temperature and humidity from exceeding the limits as specified in the manual. For prolonged storage, it is necessary to house it in an anti-moisture bag and put them altogether in one
place. The ambient conditions are tabulated as follows:

Temperature	Scope for operation	0 ~ +50 °C
	Scope for storage	-20 ~ +60 °C
Humidity	Scope for operation	20% ~ 85%
	Scope for storage	10% ~ 90%

2.13 Display of a fixed picture for a long time may result in appearance of picture residue on the screen, as commonly called “ghost shadow”. The extent of the residual picture varies with the maker of LCD screen. This phenomenon doesn’t represent failure. This “ghost shadow” may remain
in the picture for a period of time (several minutes). But when operating it please avoid displaying still picture in high brightness for a long time.

3. Points for attention during installation

3.1 The front panel of LCD screen is of glass. When installing it please make sure to put it in place.
3.2 For service or installation it’s necessary to use specified screw lest it should damage the screen.
3.3 Be sure to take anti dust measures. Any foreign substance that happens to fall down between the screen and the glass will affect the receiving and viewing effect
3.4 When dismantling or mounting the protective partition plate that is used for anti vibration and insulation please take care to keep it in intactness so as to avoid hidden trouble.
3.5 Be sure to protect the cabinet from damage or scratch during service, dismantling or mounting.

Alignment instructions

1. Test equipment

VG-848 (YPbPr,VGA signal generator)
VG-849 (HDMI signal generator)
CA210 (white balancer)

2. Power test

Connect power board, digital processing board, IR board and backlight board according the wiring diagram, connect the power and press to turn on the TV.
Test the pin voltage of X401, the data is shown in table1:
Table1 voltage data of X401

X401 Pin	1	2	3	4	5, 6	7, 8	9	10	11	12	13
Voltage	5V±5%	0	5V±5%	0	12V±5%	0	≤3.3V	≤5V	≤3.3V	32V±5%	0

3. Alignment flow-chart


Check if EDIT, HDCP KEY, FLASH are written
Combined test for general assembly
White balance adjustment
Connect to the center signal source and check each function of TV (station leaking, analog control, etc.) check the output of earphone and speaker.
Input AV signal and check the function
Input Component signal and check the function of YPbPr
Input D-SUB signal and check if the display is normal, check the function (analog control), horizontal/vertical center, etc.
Input HDMI signal and check if the display is normal, check the function (analog control), horizontal/vertical center, etc.
Check the other functions (LCN, OTA)
Preset ex-factory

Fig-1 adjustment flow-chart

4. Adjustment instruction

4.1 Unit adjustments
4.1.1Connect all the boards according to wiring diagram, then power on and observe the display.
4.1.2 Method for entering factory menu:
a) Press “SOURCE”, “2”, “5”, ”8” and “0” in turn to enter factory menu;
b) Press “▯” and “▯” to move the cursor to the adjustment page of the level one factory menu,

then press ”OK” to enter;
c) Press “ ” and “ ” to move the cursor up and down;
d) Press “ ” and “ ” to adjust the item when the cursor move to a certain adjust item;
e) Press “MENU” to exit to the previous factory menu;
f) Press “EXIT” to exit the factory menu at any situation;
g) Press “OK” to enter the sub factory menu;
h) **ADC ADJUST**, ADC correction of VGA, Component channel;
i) **W/B ADJUST**, white balance adjustment;
j) **POWER MODE**, set the turn-on modes. Standby---standby when power on; Mem---memory; ForceOn---power on; ForceOn can be used for aging; set the “power mode” to “Standby” when preset ex-factory unless the client appointed it;
k) **ISP MODE**, ON---soft upgrading through VGA port with ISP instrument, OFF---DDC function of VGA; the setting will not be memory and will be “OFF” when power on again;
l) **RESTALL**, initialization of the factory and user data; after this item is confirm, the unit will restart and display the guiding image.
m) **FACTORYDATAREST**, factory data initialization (including white balance adjustment, ADC correction and other adjusted data);
n) **FACEORY Channel PRESET**, preset the factory channel; please connect to the center signal source when operating; the present digital frequency is CH28(529.5MHz), CH33(564.5MHz) for Australia, if the signal changes, perform “DTV manual search” in “Channel” menu and the operation needs 15s or so.
o) **CUSTOM Channel PRESET**, preset the custom ATV channel, they are CH2(66.5MHz), CH7(184.5MHz), CH9(198.5MHz), CH10(212.5MHz), CH28(529.5MHz);
p) **MST DEBUG**, the default is OFF. OFF---RS-232 should match the design criterion; ON--- it should be convenient for using exploitation tool to adjust. The setting will not be memory and will be “OFF” when power on again;
q) **BACKLIGHT**: adjust the backlight brightness, adjust the data and test the voltage of X804 pin2 (PWM), let the voltage to be the corresponding PWM voltage which the brightness is maximum. It will be preset and doesn’t need adjust.
r) **SSC ADJUST**, adjust the frequency spectrum expand, it will be preset and doesn’t need adjust.
s) **AUDIO CURVE**, adjust the sound curve, it will be preset and doesn’t need adjust.
t) **RF AGC delay Adj**, adjust ATV RF AGC-take;
u) There is data in EEPROM after software upgrade, please perform REST ALL before the first adjustment.
Preset ex-factory
5
4.1.3 ADC correction in D-SUB channel
a) Switch to D-SUB channel
b) Press” SOURCE”, then press “2, 5, 8, 0” in turn to enter the level one factory menu.
c) Move the cursor to “ADC ADJUST” and press OK to enter the sub-menu.
d) Input D-SUB signal (VG-848 Timing:856(1024x768/60Hz), Pattern:920 8step Gray). Move the cursor to “MODE”, press and to select “RGB”, move the cursor to “AUTO ADC” and press OK to adjust automatically till display “success”.
4.1.4 ADC correction of Component channel
a) Switch to Component channel.
b) Press” SOURCE”, then press “2, 5, 8, 0” in turn to enter the level one factory menu.
c) Move the cursor to “ADC ADJUST” and press OK to enter the sub-menu.
d) Input Component signal (VG-848 Timing:969(PAL), Pattern:918 100% color bar). Move the cursor to “MODE”, press and to select “YPbPr(SD)”, move the cursor to “AUTO ADC” and press OK to adjust automatically till display “success”.
e) Input Component signal (VG-848 Timing:972(1080i), Pattern:918 100% color bar). Move the cursor to “MODE”, press and to select “YPbPr(HD)”, move the cursor to “AUTO ADC” and press OK to adjust automatically till display “success”.
4.2 White balance adjustment

The default of color temperature of COOL is 12000K and the coordinate is (272, 278); color temperature of NORMAL is 9300K and the coordinate is (285,293), color temperature of WARM is 6500K and the coordinate is (313,329).

4.3 Adjustment steps

Before the white balance adjustment, please let the unit working at least 30 minutes and at a stable situation, use BBY channel of the white balancer CA-210 (19" for example).

a) Switch to HDMI channel;

b) Press" SOURCE", then press "2, 5, 8, 0" in turn to enter the level one factory menu.

c) Move the cursor to "W/B ADJUST" and press OK to enter the sub-menu.

d) Input HDMI signal (VG-848 Timing:856(1024X768/60Hz), Pattern:921 16 step Gray). Move the cursor to "MODE", press and to select "HDMI", move the cursor to "TEMPERTURE" and press and to select "COOL".

e) Fix G GAIN, adjust R GAIN, B GAIN and let the color coordinate of the thirteenth scale be (272,278).

f) Fix G OFFSET, adjust R OFFSET, B OFFSET and let the color coordinate of the forth scale be (272,278).

g) When adjusting, please keep the color temperature of high light to be X=272±5, Y=278±15 and the low light to be X=272±8, Y=278±30;

h) Move the cursor to "COPY ALL" and copy the data to the other channels (except DTV);

i) Check if the color temperatures of NORMAL and WARM are up to the mustard (NORMAL high light acceptable error: x±10, y±15, NORMAL low light acceptable error: x±10, y±25; WARM high light and low light acceptable error: x±10, y±10), if not, adjust R-GAIN/B-GAIN/R-OFF/B-OFF.

j) Check the white balance of other channels, if they are not up to the mustard then adjust and store the data separately.

k) Select DTV channel and 16-level gray scale signal.

l) Press "SOURCE" and "2, 5, 8, 0" one by one to enter the level one factory menu.

m) Move the cursor to "W/B ADJUST" and press OK to enter the sub-menu.

n) Move the cursor to "MODE", press and to select "DTV", move the cursor to "TEMPERTURE" and press and to select "COOL".

o) Repeat the steps e)-l);

p) After adjustment, check if the pictures are normal.

q) The reference of adjustment rule is below:

B gun: lower B gun to increase X, Y coordinate data, while raise B gun to decrease the data;

R gun: raise R gun to increase X coordinate data, while lower R gun to decrease the data; (R gun adjustment will affect X and Lv slightly)

G gun: raise G gun to increase Y coordinate data, while lower G gun to decrease the data; (G gun adjustment will affect Y and Lv greatly)

5. Performance check

5.1 TV function

Connect RF to the center signal source, enter Channel menu → auto search, check if there are channels be skipped, check if the picture and speaker are normal.

5.2 AV terminals

Input AV signal, check if the picture and sound are normal.

5.3 Component terminal

Input Component signal (VG-848 signal generator), separately input the Component signals listed in table2 and check if the display and sound are normal at any situation (power on, channel switch and format switch, etc.)

Table2 Component signal format

No.	Resolution	H-frequecny (kHz)	V-frequecny (kHz)	Point clock pulse frequecny (MHz)	Note
1	72×480	15.734	60	13.5	480i (NTSC)
2	720×480	15.734	59.94	13.5	480i (NTSC)
3	720×576	15.625	50	13.5	576i (PAL)
4	720×480	31.469	60	27	480p (NTSC PROG)
5	720×480	31.469	59.94	27	480p (NTSC PROG)
6	720×576	31.25	50	27	576p (PAL PROG)
7	1280×720	45	59.94	74.18	720p (59p)
8	1280×720	45	60	74.25	720p (60p)
9	1280×720	37.5	50	74.25	720p (50p)
10	1920×1080	33.75	59.94	74.25	1080i (59i)
11	1920×1080	33.75	60	74.25	1080i (60i)
12	1920×1080	28.125	50	74.25	1080i (50i)
13	1920×1080	67.5	59.94	148.35	1080p (59p)
14	1920×1080	67.5	60	148.5	1080p (60p)
15	1920×1080	56.25	50	148.5	1080p (50p)
16	1920×1080	33.75	30	74.25	1080p (30p)
17	1920×1080	33.716	29.97	74.176	1080p (29.97p)
18	1920×1080	28.125	25	74.25	1080p (25p)
19	1920×1080	27	24	74.25	1080p (24p)
20	1920×1080	26.973	23.98	74.176	1080p (23.98p)

5.4 D-SUB terminal

Input D-SUB signal (VG-848 signal generator), separately input the signals listed in table3 and check the display and sound. If the image is deflection of the Horizontal and vertical, select Picture->Screen->Auto Adjusting to perform auto-correct.

Table3 D-SUB signal format

No.	Resolution	H-frequecny (kHz)	V-frequecny (kHz)	Point clock pulse frequecny (MHz)	Note
1	640×480	31.469	59.94	25.175	IBM
2	720×400	31.469	70.086	28.322	IBM
3	640×480	37.861	72.809	31.5	VESA
4	640×480	37.5	75	31.5	VESA
5	800×600	35.156	56.25	36	VESA
6	800×600	37.879	60.317	40	VESA
7	800×600	48.077	72.188	50	VESA
8	800×600	46.875	75	49.5	VESA
9	1024×768	48.363	60.004	65	VESA
10	1024×768	56.476	70.069	75	VESA
11	1024×768	60.023	75.029	78.75	VESA
12	1152×864	67.5	75	108	VESA
13	1280×960	60	60	108	VESA
14	1280×1024	63.98	60.02	108	VESA
15	1280×1024	80	75	135	SXGA
16	1360×768	47.7	60	85.5	WXGA
17	1440×900	55.9	60	106.5	WXGA+
18	1400×1050	65.22	60	122.61	SXGA+
19	1680×1050	65.3	60	146.25	WSXGA+

5.5 HDMI terminal

Input HDMI signal (VG-849 signal generator), separately input the signals listed in table2 and table3

and check the display and sound (32KHz, 44.1KHz, 48KHz) at any situation (power on, channel switch and format switch, etc.)

5.6 other functions check

a) Check the turn on/turn off timer, asleep timer, picture/sound mode, OSD, stereo and digital sound port, etc.

b) Check the digital program, if Audio Only is normal.

c) Check logical channel number (LCN) for Australia.

d) Check OTA function for Australia special custom.

6. Presetting before ex-factory

Enter user menu LOCK page, select “Restore Factory Default” to preset the ex-factory.

a) Clear the program information

b) Clear VCHIP, parental control, etc.

c) Set the default data of user menu

d) Set Menu Language to English

e) Set Power on Mode to Off

Software instruction

17MB37 Analog Part Software Update With Bootloader Procedure

1.1 The File Types Used By The Bootloader

All file types that used by the bootloader software are listed below:

1. The Binary File : It has ".bin" extension and it is the tv application. Its size is 1920 Kb.

2. The Config Binary File : It has ".cin extension and it is the config of the tv application. Its size may be 64 Kb or a few times 64 Kb.

3. The Test Script File : It has ".txt" extension and it is the test script that is parsed and executed by the bootloader. It don't have to be any times of 64 Kb.

4. The Test Binary File : It has ".tin" extension and it is used and written by the test groups. It is run to understand the problem part of the hardware.

Alltough a file that is used by the bootloader can be had any one of these extensions, its name has to be "VESTEL_S" and it has to be located in the root directory of the usb device.

1.2 Usage of The Bootloader

1. The starting to pass through : The chassis is only powered up.
2. The starting to download something : When chassis is powered up the menu key has to be pushed.Before the chassis is powered up and if any usb device is plugged to the usb port, the programme is downloaded from usb firstly.

Any usb device is plugged to usb port , user must open hyperterminal in the pc and connect pc to chassis via Mstar debug tool and any one of scart,dsub9 or I2c connectors. Serial connection settings are listed below:

- Bit per second: 115200
- Data bits: 8
- Parity: None
- Stop bits: 1
- Flow control: None

In this case the bootloader sofware puts "C" character to uart. After repeating "C" characters are seen in the hyperterminal user can send any file to chassis by selecting Transfer -> Send File menu item and choosing "**1K Xmodem**" from protocol section.



Figure 1. The Sample Output Before Sending The File

EEProm update

To Update eeprom content via uart scart,dsub9 or i2c with Mstar tool can used.
Serial connection settings are listed below:

- Bit per second: 9600
- Data bits: 8
- Parity: None
- Stop bits: 1
- Flow control: None

Programming menu item is choosed in the service menu and switch “HDCP Key Update Mode” from off to on.


Programming
1. HDMI DDC Update Mode Off
2. HDCP Key Update Mode Off
3. Sofware Bypass On
4. LVDS Clock Step 255
5. Memory Clock Step 255
6. DTV Download Off

Figure 2. The Programming Service Menu

After then you must see Xmodem menu in the hyperterminal.To download hdcp key press k or to download eeprom content press w.


mb30 - HyperTerminal
File Edit View Call Transfer Help
Disconnect
********** XMODEM MENU **********
Press 'w' to load eeprom data to TV.
Press 'r' to read binary eeprom data from TV.
Press 'h' to read hex eeprom data from TV.
Press 'k' to load HDCP key data to TV.
Press any other key to reprint this menu.
Connected 00:00:06 ANSIW 9600 8-N-1 SCROLL CAPS NUM Capture Print echo

Figure 3. Xmodem Menu

If the repeated “C” characters are seen you can transfer file content via select Transfer->Send File and choose “**Xmodem”** protocol and click the “Send” button.


mb30 - HyperTerminal
File Edit View Call Transfer Help
********** XMODEM MENU **********
Press 'w' to load eeprom data to TV.
Press 'r' to read binary eeprom data from TV.
Press 'h' to read hex eeprom data from TV.
Press 'k' to load HDCP key data to TV.
Press any other key to reprint this menu.
********** XMODEM MENU **********
Press 'w' to load eeprom data to TV.
Press 'r' to read binary eeprom data from TV.
Press 'h' to read hex eeprom data from TV.
Press 'k' to load HDCP key data to TV.
Press any other key to reprint this menu.
HDCP update initiated...
Xmodem reception started...CCC
Connected 00:04:14
ANSIW
9600 8-N-1
SCROLL
CAPS
NUM
Capture
Print echo

Figure 4. The Starting To Send

17MB37 HDCP key upload procedure.

1) Turn on TV set.
2) Open a COM connection using fallowing parameters and select ISP COM Port No

Baud Rate: 9600 bps
Data Bits: 8
Stop Bits: 1
Parity: None
Flow Control: None

3) Enter service menu by pressing “4” “7” “2” 5” consecutively while main menu is open
4) Select “9. Programming”
5) Select “HDMI HDCP Update Mode” yes.
6) On Hyper Terminal Window press “k”
7) Click on send file under Transfer Tab.
8) Select Xmodem and choose the HDCP key to be uploaded.
9) Press send button
10) Restart TV set

17MB37 Digital Software Update From SCART

Adjusting DTV Download Mode:

1. Power on the TV.
2. Exit the Stby Mode.
3. Enter the “Tv Menu”.
4. Enter “4725” for jumping to “Service Settings”.
5. Select “8. Programming” step.
6. Change “6. DTV Download” to “On”.
7. Switch to the Stby mode.

Adjusting HyperTerminal:

1. Connect the “MB37 SCART Interface” to SCART1 (bottom SCART plug).
2. Also connect the “MB37 SCART Interface” to PC.
3. Open “HyperTerminal”.
4. Determine the “COM” settings listed and showed below.
   - Bit per second: 115200
   - Data bits: 8
   - Parity: None
   - Stop bits: 1
   - Flow control: None



COM Properties Window

6. Click “OK”.

Software Updating Procedure

1. In the HyperTerminal Menu, click the “Connect” button.
2. Exit the Stby Mode.
3. The “Space” button on the keyboard must be pressed, when the following window can be seen.


cheertek - HyperTerminal
File Edit View Call Transfer Help
boot v1.07
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
Connected 00:00:18 ANSIW 115200 8-N-1 SCROLL CAPS NUM Capture Print echo

Selection Window

4. Press the “2” button on the keyboard for choosing “2. Upgrade Application with Xmodem”.
5. Repeating “C” characters are seen in the “HyperTerminal” menu.


cheertek - HyperTerminal
File Edit View Call Transfer Help
boot v1.07
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
CCCC
Connected 00:00:32 ANSIW 115200 8-N-1 SCROLL CAPS NUM Capture Print echo

The Sample Output Before Sending The File

6. Click the “Send” button on the HyperTerminal
7. Select the “Filename **xxxx**_slot1.img” using “Browse”.
8. Choose the “1K Xmodem” from “Protocol” option.



Selection of File



File and Protocol Selection Window

Note: In the Software updating Procedure section, when the first “C” character is seen, the filename selection process must be finished before 10 seconds. If the process can not be finished, the file sending operation will be cancelled. The following figure shows this situation.


cheertek - HyperTerminal
File Edit View Call Transfer Help
bool v1.07
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
CCCCCCCCCReceive data from serial port failed!
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
Connected 00:00:43 ANSIW 115200 8-N-1 SCROLL CAPS NUM Capture Print echo
Capture of Receving Data Failing

9. When sending the file the following window must be seen.


cheertek - HyperTerminal
File Edit View Call Transfer Help
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
1K Xmodem file send for cheertek
Sending: C:\Documents and Settings\ulasd\Desktop\v.0.8\atlantic_slot1.img
Packet: 77 Error checking: CRC
Retries: 0 Total retries: 0
Last error:
File:
70K of 1089K
Elapsed: 00:00:08 Remaining: 00:01:56 Throughput: 8960 cps
Cancel cps/bps
1. Upgrade Application with FUM
2. Upgrade Application with Xmodem
CCCCCCCC_
Connected 00:03:05 ANSIW 115200 8-N-1 SCROLL CAPS NUM Capture Print echo
Capture of Sending Process

10. After the sending process the following HyperTerminal window must be seen.



Capture of End of The Sending Process

11. For sending second program file, the Software Updating Procedure must be repeated from the step **X**. Select the “Filename **xxxx**_slot2.img” using “Browse”.
12. After sending the second program file, the Software Updating Procedure will be succesful.

Note: After the File Sending Process,

1. Upgrade Application with FUM
2. Upgrade Application with Xmodem, options must be seen.



End of The Sending Process

Checking Of The New Software

1. Turn off and on the TV.
2. Enter the “Setup” submenu in the “DTV Menu”.
3. Choose the “Configuration” option.
4. For controlling new software, check the “Receiver Upgrade” option.

17MB37 Digital Software Update From USB

Software upgrade is possible via USB disk by folowing the steps below.

1. Copy the bin file, including higher version than the software loaded in flash, into the USB flash memory root directory. This file should be named up.bin.
2. Insert the USB disk.
3. Digital module performs version and CRC check. If version and CRC check is successful, then a message prompt appears to notify user about new version. If the user confirms loading of new version, upgrade.bin file is written into flash unused slot.
4. Digital module disables the previous software in the flash and then a system reset is performed.
5. After the reset, digital module starts with new software.

Revert operation:

With revert operation, it is possible to *downgrade* the software.
Revert operation is very similar to upgrade process. In the revert operation, file name should be f_up.bin. Also user confirmation is not asked.

1. Copy the bin file into the USB flash memory root directory. This file should be named force_upgrade.bin.
2. Insert the USB disk.
3. A lower version than the software in flash can be loaded with revert operation. Digital module performs only CRC check. If CRC check is successful, then force_upgrade.bin file is written into flash unused slot.
4. Digital module disables the previous software in the flash.
5. A message prompt is displayed to notify user about end of revert process.
6. Power off/on is required to start digital module with the new software.

For controlling new software, check the “Receiver Upgrade” option.

*****

****_

Block Diagram



IC Block Diagram

STI7101YWC



The MST6WB7GQ-3 is a high performance and fully integrated IC for multi-function LCD monitor/TV with resolutions up to full HD (1920x1080). It is configured with an integrated triple-ADC/PLL, an integrated DVI/HDCP/HDMI receiver, a multi-standard TV video and audio decoder, two video de-interlacers, two scaling engines, the MStarACE-3 color engine, an on-screen display controller, an 8-bit MCU and a built-in output panel interface. By use of external frame buffer, PIP/POP is provided for multimedia applications. Furthermore, 3-D video decoding and processing are fulfilled for high-quality TV applications. To further reduce system costs, the MST6WB7GQ-3 also integrates intelligent power management control capability for green-mode requirements and spread-spectrum support for EMI management.

Pin Description

Signal names are prefixed by NOT if they are active low; otherwise they are active high.
On the pin-out diagram, black indicates that the pin is reserved and must not be used.
The following pages give the allocation of pins to the package, shown from the top looking down using the PCB footprint.

Table : Key to pin-out diagram

Function	Type	Key
System	SIG	
JTAG	SIG	
Transport	SIG	
Display digital	SIG	
Display analog	SIG	
HDMI	SIG	
Audio digital	SIG	
Audio analog	SIG	
PIO/peripheral	SIG	
EMI	SIG	
LMISYS	SIG	
LMIVID	SIG	
USB	SIG	
SATA	SIG	
Analog 1.0 V powers/grounds	VDD/GND	
Analog 2.5 V powers/grounds	VDD/GND	
Analog 3.3 V powers/grounds	VDD/GND	
Digital 1.0 V powers/grounds	VDD/GND	
Digital 2.5 V powers/grounds	VDD/GND	
Digital 3.3 V powers/grounds	VDD/GND	
Not connected - do not connect	NC	

Confidential

Pin-out (R)

	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	
A	LMIVID DATASTROBE[0]	LMIVID DATA MASK[2]	LMIVID DATA[16]	LMIVID DATA[18]	LMIVID DATA[20]	LMIVID DATA[22]	GNDE	AUDPCM OUT0	VDDE 3V3	AUDANA MLEFT OUT	AUDANA MRIGHT OUT		AUD_ GNDA	VIDANA REXT[0]	VIDANA REXT[1]	VIDANAID UMPC1	VIDANAC1 OUT	A
B	LMIVID DATA MASK[0]	LMIVID DATASTROBE[2]	LMIVID DATA[17]	LMIVID DATA[19]	LMIVID DATA[21]	LMIVID DATA[23]	GNDE	AUDPCM OUT1	VDDE 3V3	AUDANA PLEFT OUT	AUDANA PRIGHT OUT	AUD_ VCCA	AUD_ GNDAS	VIDANA GNDA REXT[0]	VIDANA GNDA REXT[1]	VIDANAID UMPY1	VIDANAY1 OUT	B
C	GNDE	GNDE	GNDE	GNDE	GNDE	GNDE	GNDE	AUDPCM OUT2	VDDE 3V3	AUDANA IREF	AUDANA VBGFIL	FS0_ VCCA		FS0_ GNDA	DA_HD_0_ GNDA	VIDANAID UMPCV1	VIDANACV 1OUT	C
D	TRIGGER OUT	NOT RESETIN	NOT TRST	TCK	TDI	GNDE	AUDSPDIF OUT	AUDPCM OUT3	AUDPCM CLKOUT	GND_ANA	AUDDIG STRBIN	AUDDIG DATAIN	DA_HD_0_ VCCA	VDDE2V5_ AUD_ANA	AGNDPLL 80V0	VIDANAID UMPR0	VIDANAR0 OUT	D
E	TMUCLK	WDOG RSTOUT	NOT ASEBRK	TMS	TDO	GNDE	AUDS CLKOUT	AUDPCM OUT4	AUDLR CLKOUT	SYSBCLK INALT	AUDDIGLR CLKIN	VDDE2V5_ PLL80_ ANA	DA_SD_0_ VCCA	VDDE2V5_ FS0_ANA	GNDE_ AUD_ANA	VIDANAID UMPB0	VIDANAB0 OUT	E
F													DA_SD_0 _GNDA	GNDE_ 4FS_ ANA	GNDE_ FS0_ ANA	VIDANAID UMPG0	VIDANAG0 OUT	F
G													FS0_ VDDD	FS0_ GNDD	VDDE2V5 _4FS_ANA	VDDE 3V3	VDDE 3V3	G
H													CKGB_ 4FS1_ VDDD	CKGB_ 4FS1_ GNDD	VDDE2V5 _VID_ANA	VID DIGOUT YC[7]	VID DIGOUT YC[6]	H
J													CKGB_ 4FS0_ VDDD	CKGB_ 4FS0_ GNDD	GNDE_ VID_ANA	VID DIGOUT YC[5]	VID DIGOUT YC[4]	J
K													DVDD PLL80V0	DGND PLL80V0	GNDE_ PLL80_ ANA	VID DIGOUT YC[3]	VID DIGOUT YC[2]	K
L													CKGB_ 4FS1_ VCCA		CKGB_ 4FS1_ GNDA	VID DIGOUT YC[1]	VID DIGOUT YC[0]	L
M													CKGB_ 4FS0_ VCCA	CKGB_ 4FS0_ GNDA	GND_ ANA	VID DIGOUT HSYNC	VID DIGOUT VSYNC	M
N	VDD	VDD	GND	GND	GND								AVDD PLL80V0	VID DIGOUT YC[15]	TMDS VSSD	TMDS VSSC1	TMDS VSSC0	N
P	VDD	GND	GND	GND	GND								VID DIGOUT YC[14]	VID DIGOUT YC[13]	TMDS VSSP	TMDS TX2P	TMDS TX2N	P
R	VDD	GND	GND	GND	VDD								VID DIGOUT YC[12]	VID DIGOUT YC[11]	TMDS GNDE	TMDS TX1P	TMDS TX1N	R
T	GND	GND	GND	VDD	VDD								VID DIGOUT YC[10]	VID DIGOUT YC[9]	TMDS REF	TMDS TX0P	TMDS TX0N	T
U	GND	GND	GND	VDD	VDD								VID DIGOUT YC[8]	GNDE 3V3	TMDS VSSSL	TMDS TXCP	TMDS TXCN	U
V	GND	GND	GND	VDD	VDD								GNDE 3V3	TMDS VDD	TMDS VSSCK	TMDS VSSX	TMDS VSSC2	V
W	GND	GND	GND	VDD	VDD								TMDS VDDE3V3	TMDS VDDC0	TMDS VDDCK	TMDS VDDX	TMDS VDDC2	W
Y	VDD	GND	GND	GND	VDD								PIO5[6]	PIO5[7]	TMDS VDDC1	PIO5[4]	PIO5[3]	Y
AA	VDD	GND	GND	GND	GND								PIO4[7]	PIO5[5]	TMDS VDDSL	PIO5[2]	PIO5[1]	AA
AB	VDD	VDD	GND	GND	GND								PIO4[5]	PIO4[6]	TMDS VDDD	PIO5[0]	PIO3[7]	AB
AC													PIO4[3]	PIO4[4]	TMDS VDDP	PIO3[6]	PIO3[5]	AC
AD													PIO4[1]	PIO4[2]	PIO4[0]	PIO3[4]	PIO3[3]	AD
AE													PIO2[7]	PIO2[6]	PIO3[0]	PIO3[2]	PIO3[1]	AE
AF													VDD	VDDE 3V3	VDDE 3V3	VDDE 3V3	VDDE 3V3	AF
AG													PIO2[4]	PIO2[5]	GNDE 3V3	GNDE 3V3	GNDE 3V3	AG
AH													PIO2[2]	PIO2[3]	GNDE 3V3	PIO1[7]	PIO1[6]	AH
AJ													PIO2[0]	PIO2[1]	GNDE 3V3	PIO1[5]	PIO1[4]	AJ
AK	EMIA DDR[16]	EMI ADDR[18]	EMI ADDR[20]	EMI ADDR[22]	EMIT READYOR WAIT	VDDE3V3	VDDE3V3	SYS ITRQ[0]	SYS ITRQ[1]	SYS ITRQ[2]	SYS ITRQ[3]	GND	GND	GND	GNDE 3V3	PIO1[3]	PIO1[2]	AK
AL	EMI ADDR[17]	EMI ADDR[19]	EMI ADDR[21]	EMI ADDR[23]	EMIDMA REQ[1]	USB VSSBS	USB VDDB3V3	USB VDDBS	SATA VDDOSC	SATA VSSOSC	SATA VDDR[1]	SATA VDDDLL	SATAVDDR EF	GND	PIO0[7]	PIO1[1]	PIO1[0]	AL
AM	VDD	VDD	EMI BUSREQ	EMI BUSGNT	GND	USB VSSP 2V5	USB VDDBC 2V5	USBREF	SATAVDD OSC2V5	SATA VSSREF	SATA VSSDLL	SATA VDDR[0]	ATAREF		PIO0[0]	PIO0[5]	PIO0[6]	AM
AN	EMI DATA[10]	EMI DATA[9]	EMI DATA[8]	EMI FLASHCLK	EMIDMA REQ[0]	USB VSSC 2V5	USB VDDP 2V5	USBDP	GND	SYSB CLKOSC	SATA VSSR	SATA VDDT[0]	ATATXP	ATARXP	GND	PIO0[2]	PIO0[4]	AN
AP	EMI DATA[2]	EMI DATA[1]	EMI DATA[0]	NOT EMIBAA	NOT EMILBA	USB VSSP	USB VDDP	USBDM	GND	SYSB CLKIN	SATA VSST	SATA VDDT[1]	ATATXN	ATARXN	GND	PIO0[1]	PIO0[3]	AP
	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	

7.2 Alternative functions

To improve flexibility and to allow the STx7101 to fit into different set-top box application architectures, the input and output signals from some of the peripherals and functions are not directly connected to the pins of the device. Instead they are assigned to the alternative function inputs and outputs of a PIO port bit, or an I/O pin. This scheme allows the pins to be configured with their default function if the associated input or output is not required in that particular application.

Some pins have several alternative functions, for inputs and/or outputs. In Table 6 to Table 11, the different alternative functions are listed under the table headings Alt 1, Alt 2, to Alt *n*.

Inputs connected to the alternative function input are permanently connected to the input pin. The output signal from a peripheral is only connected when the PIO bit is configured into either push-pull or open drain driver alternative function mode.

Some alternative function signals are available on more than one PIO port.

Figure 20: I/O port pins



Confidential

TUNER

A horizontal mounted and Digital Half-Nim tuner is used in the product, which covers 3 Bands(From 48MHz to 862MHz for COFDM, from 45.25MHz to 863.25MHz for CCIR CH). The tuning is available through the digitally controlled I2C bus (PLL). Below you will find info about the tuner.

1.1. General description of TDTC-G101D:

The Tuner covers 3 Bands(from 48MHz to 862MHz for COFDM, from 45.25MHz to 863.25MHz for CCIR CH). Band selection and Tuning are performed digitally via the I2C bus.

1.2. Features of TDTC-G101D:

- Digital Half-NIM tuner for COFDM
- Covers 3 Bands(From 48MHz to 862MHz for COFDM,
- From 45.25MHz to 863.25MHz for CCIR CH)
- Including IF AGC with SAW Filter
- Bandwidth Switching (7/8 MHz) possible
- DC/DC Converter built in for Tuning Voltage
- Internal(or External) RF AGC, Antenna Power Optional

1.3. Pinning:

PIN NAME	PIN No.	PIN Description
Ant PWR	1	+5V (for Active Antenna), Optional
B1	2	+ 5V (for Loop through & DC-DC)
RF AGC	3	N.C
SCL	4	I^2C Bus for TUNER PLL
SDA	5	I^2C Bus for TUNER PLL
B2	6	+ 5V (for TU & IF AGC AMP)
Vtu T.P	7	N.C
AS	8	PLL IC Address selection
IF AGC Control	9	IF AGC Control
DIF2	10	Total IF Output2
DIF1	11	Total IF Output1
AIF	12	Tuner IF Output

Audio Amplifier

MAX9736(8-10WATT)

General Description

The MAX9736A/B Class D amplifiers provide high-performance,thermally efficient amplifier solutions. The MAX9736A delivers 2 x 15W into 8Ω loads, or 1 x 30W into a 4Ω load. The MAX9736B delivers 2 x 6W into 8Ω loads or 1 x 12W into a 4Ω load. These devices are pinfor pin compatible, allowing a single audio design to work across a broad range of platforms, simplifying design efforts, and reducing PCB inventory.

Both devices operate from 8V to 28V and provide a high PSRR, eliminating the need for a regulated power supply. The MAX9736 offers up to 88% efficiency at 12V supply.

Pin-selectable modulation schemes select between filterless modulation and classic PWM modulation.

Filterless modulation allows the MAX9736 to pass CE EMI limits with 1m cables using only a low-cost ferrite bead and capacitor on each output. Classic PWM modulation is optimized for best audio performance when using a full LC filter.

A pin-selectable stereo/mono mode allows stereo operation into 8Ω loads or mono operation into 4Ω loads. In mono mode, the right input op amp becomes available as a spare device, allowing flexibility in system design. Comprehensive click-and-pop reduction circuitry minimizes noise coming into and out of shutdown or mute.

Input op amps allow the user to create summing amplifiers, lowpass or highpass filters, and select an optimal gain. The MAX9736A/B are available in 32-pin TQFN packages and specified over the -40°C to +85°C temperature range.

Features

Wide 8V to 28V Supply Voltage Range

♦ Spread-Spectrum Modulation Enables Low EMI Solution

♦ Passes CE EMI Limits with Low-Cost Ferrite Bead/Capacitor Filter

♦ Low BOM Cost, Pin-for-Pin Compatible Family

♦ High 67dB PSRR at 1kHz Reduces Supply Cost

♦ 88% Efficiency Eliminates Heatsink

♦ Thermal and Output Current Protection

♦ < 1µA Shutdown Mode

♦ Mute Function

♦ Space-Saving, 7mm x 7mm x 0.8mm, 32-Pin TQFN Package

Applications

LCD/PDP/CRT Monitors
LCD/PDP/CRT TVs
MP3 Docking Stations
Notebook PCs
PC Speakers
All-in-One PCs

Absolute Ratings

Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
AMPLIFIER DC CHARACTERISTICS							
Speaker Supply Voltage Range	PVDD	Inferred from PSRR test		8		28	V
Preamplifier Supply Voltage Range	VS	(Notes 1 and 7)		4.5		5.5	V
Undervoltage Lockout	UVLO				7		V
Quiescent Supply Current	I_{PVDD}	$R_L = \infty$, $V_{REGEN} = 5V$, V_{VS} = open	$T_A = +25°C$		30	45	mA
			$T_A = T_{MIN}$ to T_{MAX}			50	
	I_{VS}	$R_L = \infty$, $V_{REGEN} = 0V$, $V_{VS} = 5V$	$T_A = +25°C$		14	20	mA
			$T_A = T_{MIN}$ to T_{MAX}			22	
Shutdown Supply Current	$I_{\overline{SHDN}}$	$V_{\overline{SHDN}} = 0V$	I_{PVDD}		1	10	µA
			I_{VS}			10	
REG Voltage	V_{REG}				4.2		V
Preregulator Voltage	VS	Internal regulated 5V, $V_{REGEN} = 5V$			4.8		V
COM Voltage	V_{COM}			1.9	2.05	2.2	V
INPUT AMPLIFIER CHARACTERISTICS							
Capacitive Drive	C_L				30		pF
Output Swing (Note 6)		Sinking ±1mA			±2		V
Open-Loop Gain	A_{VO}	$V_{FB\_} = V_{COM}$ ±500mV, $R_{FB\_}$ = 20kΩ to IN_			88		dB
Input Offset Voltage	V_{OS}				±1		mV

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS
Input Amplifier Slew Rate						2.5		V/µs
Input Amplifier Unity-Gain Bandwidth						3.5		MHz
AMPLIFIER CHARACTERISTICS								
Output Amplifier Gain (Note 8)	A_V	MAX9736A			16.5	17	17.5	dB
		MAX9736B			13.1	13.6	14.1	
Output Current Limit					3.3	4.6		A
Output Offset	V_{OS}	OUT_+ to OUT_-, T_A = +25°C				±2	±10	mV
Power-Supply Rejection Ratio	PSRR	PVDD = 8V to 28V, T_A = +25°C			65	80		dB
		f = 1kHz, 100mV_{P-P} ripple				67		
MAX9736A Output Power (THD+N = 1%)	$P_{OUT\_1\%}$	PVDD = 12V	Stereo	R_L = 8Ω		8		W
				R_L = 4Ω		13		
			Mono	R_L = 4Ω		15.5		
		PVDD = 18V	Stereo	R_L = 8Ω		13.5		
			Mono	R_L = 4Ω		27		
		PVDD = 24V	Stereo	R_L = 8Ω		13.5		
			Mono	R_L = 4Ω		27		
MAX9736B Output Power (THD+N = 1%)	$P_{OUT\_1\%}$	PVDD = 12V	Stereo	R_L = 8Ω		6		W
				R_L = 4Ω		11		
			Mono	R_L = 4Ω		12		
		PVDD = 18V	Stereo	R_L = 8Ω		6		
			Mono	R_L = 4Ω		12		
		PVDD = 24V	Stereo	R_L = 8Ω		6		
			Mono	R_L = 4Ω		12		
MAX9736A Output Power (THD+N = 10%)	$P_{OUT\_10\%}$	PVDD = 12V	Stereo	R_L = 8Ω		10		W
				R_L = 4Ω		16		
			Mono	R_L = 4Ω		19.5		
		PVDD = 18V	Stereo	R_L = 8Ω		17.5		
			Mono	R_L = 4Ω		35		
		PVDD = 24V	Stereo	R_L = 8Ω		17.5		
			Mono	R_L = 4Ω		35		
MAX9736B Output Power (THD+N = 10%)	$P_{OUT\_10\%}$	PVDD = 12V	Stereo	R_L = 8Ω		7.5		W
				R_L = 4Ω		14		
			Mono	R_L = 4Ω		15		
		PVDD = 18V	Stereo	R_L = 8Ω		7.5		
			Mono	R_L = 4Ω		15		
		PVDD = 24V	Stereo	R_L = 8Ω		7.5		
			Mono	R_L = 4Ω		15		

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Total Harmonic Distortion Plus Noise	THD+N	MAX9736A, P_{OUT} = 4W, f = 1kHz, PWM modulation mode, R_L = 8Ω			0.04		%
		MAX9736B, P_{OUT} = 2W, f = 1kHz, PWM modulation mode, R_L = 8Ω			0.04		
Signal-to-Noise Ratio	SNR	A-weighted	MAX9736A, P_{OUT} = 8W, R_L = 8Ω		96.5		dB
			MAX9736B, P_{OUT} = 6W, R_L = 8Ω		97		
Noise	V_N	A-weighted (Note 9)	MAX9736A		120		μV_{RMS}
			MAX9736B		100		
Crosstalk		L to R, R to L, P_{OUT} = 1W, f = 1kHz, R_L = 8Ω			100		dB
Efficiency	η	P_{OUT} = 8W, MAX9736A, PVDD = 12V, R_L = 8Ω			88		%
Click-and-Pop Level	K_{CP}	Peak voltage, 32 samples/second, A-weighted (Notes 9 and 10)	Into mute		36		dBV
			Out of mute		36		
Switching Frequency				270	300	330	kHz
Spread-Spectrum Bandwidth					±4		kHz
Thermal Shutdown Level					160		°C
Thermal Shutdown Hysteresis					30		°C
Turn-On Time	t_{ON}				110		ms
DIGITAL INTERFACE							
Input Voltage High	V_{INH}			2			V
Input Voltage Low	V_{INL}					0.8	V
Input Voltage Hysteresis					50		mV
Input Leakage Current						±10	µA

Operating Specifications

Parameters	Symbol	Condition	Min	Typ	Max	Units
Standby Current		V_{EN} = 0V		260		µA
Quiescent Current				23		mA
Power Output		f = 1KHz, THD+N = 10%, 4Ω Load		20		W
		f = 1KHz, THD+N = 10%, 8Ω Load		10		W
THD+ Noise		P_{OUT} = 1W, f = 1KHz, 4Ω Load		0.16		%
		P_{OUT} = 1W, f = 1KHz, 8Ω Load		0.06		%
Efficiency		f = 1KHz, P_{OUT} = 1W, 4Ω Load		90		%
		f = 1KHz, P_{OUT} = 1W, 8Ω Load		95		%
Maximum Power Bandwidth				20		KHz
Dynamic Range				93		dB
Noise Floor		A-Weighted		190		µV
Power Supply Rejection		f = 1KHz		60		dB

Pinning

PIN	NAME	FUNCTION
1, 2	OUTL-	Left-Channel Negative Speaker Output
3	BOOT	Charge-Pump Output. Connect a 1µF charge-pump holding capacitor from BOOT to PGND.
4	MONO	Mono Select. Set MONO high for mono mode, low for stereo mode.
5	FBL	Left-Channel Feedback. Connect feedback resistor between FBL and INL to set amplifier gain.
6	INL	Stereo Left-Channel Inverting Input. In mono mode, INL is the inverting audio input for the mono amplifier.
7, 8, 17	N.C.	No Connection. Not internally connected. OK to connect to PGND.
9	$\overline{\text{MUTE}}$	Mute Input. Drive $\overline{\text{MUTE}}$ low to place the device in mute mode.
10	$\overline{\text{SHDN}}$	Shutdown Input. Drive $\overline{\text{SHDN}}$ low to place the device in shutdown mode.
11	REGEN	Internal Regulator Enable Input. Connect REGEN to $\overline{\text{SHDN}}$ to enable the internal regulator. Drive REGEN low to disable the internal regulator, and supply the device with an external 5V supply on VS. See the *Power-Supply Sequencing* section.
12	COM	Internal 2V Bias. Bypass COM to AGND with a 1µF capacitor.
13, 14	AGND	Analog Ground
15	REG	Internal Regulator Output. Bypass REG to AGND with a 1µF capacitor.
16	VS	5V Regulator Supply. Bypass VS to AGND with a 1µF capacitor. If REGEN is low, the internal regulator is disabled, and an external 5V supply must be connected to VS. See the *Power-Supply Sequencing* section.
18	INR	Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the *Mono Configuration* section for more details).
19	FBR	Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.
20	MOD	Output Modulation Select. Sets the output modulation scheme: V_{MOD} = Low, classic PWM/fixed-frequency mode V_{MOD} = High, filterless modulation/spread-spectrum mode
21	C1N	Charge-Pump Flying-Capacitor Negative Terminal
22	C1P	Charge-Pump Flying-Capacitor Positive Terminal
23, 24	OUTR-	Right-Channel Negative Speaker Output
25, 26	OUTR+	Right-Channel Positive Speaker Output
27, 30	PVDD	Power Supply. Bypass each PVDD pin to ground with 0.1µF capacitors. Also, use a single 220µF capacitor between PVDD and PGND.
28, 29	PGND	Power Ground
31, 32	OUTL+	Left-Channel Positive Speaker Output
—	EP	Exposed Pad. Must be externally connected to PGND.

PT2333(2.5 WATT)

Description

The PT2333 is a Class-D power amplifier designed for audio equipments, maximum output power can reach up to 2.5W (VDD=5V, RL=4Ω, THD=10%). The PT2333 composed of exclusively designed Class-D circuitry (patented) by PTC, along with the most advanced semi-conductor technology. When compared to the traditional Class-AB amplifiers, the PT2333's has a much higher efficiency (>80%), low heat dissipation, and produces superior audio quality. PT2333's external circuitry is simple and easily accessible, and consists of flawless self-protection capabilities. The chip's packaging is small, thus it occupies an insignificant amount of space on the circuit board; therefore, making it the predominant choice when it comes to audio amplifiers.

Features

 CMOS technology
 Operating voltage range from 2.7V up to 5.5V
 Differential analog input
 Maximum output power 2.5W(4Ω) @ THD=10%
 Output low-pass LC filter is not required.
 Voltage gain determinate by the external resister
 Contains shutdown function
 POP noises free in shutdown and power ON/OFF period
 Built-in short circuit protection
 Built-in overheat protection
 High efficiency (8Ω load >85%), low heat dissipation
 Available in MSOP 10-pin and WLCSP 9-pin miniature packages

Aplications

 Cellular phone
 Portable media player
 GPS
 LCD monitor
 Small multimedia speakers
 Hand-free phone
 Laptop
 Other audio applications

Block Diagram



PT2333 Internal Block Diagram

MSOP-10 PACKAGE



Pin	I/O	Symbol	Description	Pin	I/O	Symbol	Description
1	Power	GND	Signal ground	6	Power	VDD1	Power input 1
2	I	INP	Positive input	7	O	OUTP	Positive output
3	I	INN	Negative input	8	Power	PGND	Power ground
4	Power	VDDA	Power input	9	O	OUTN	Negative output
5	I	SDB	Shutdown	10	Power	VDD2	Power input 2

POWER SUPPLY

The operating voltage for the PT2333 is from 2.5V to 6V, and there are several power input pins are VDDA, VDD1, and VDD2 (VDD2 is not presents in WCSP-9 package). In normal operations tight these pin together and at least 1μF bypass capacitor is necessary.

To prevent pop noises be heard during power or shutdown ON/OFF period, PT2333 built-in a under voltage detection circuit; If supply voltage constant exceeds 2.6V, the IC would temporarily go into mute state and next starts working; otherwise the IC will remain in the muted state. If the voltage drops below 2.5V during normal operation, the IC will be quickly muted to prevent pop noises happens.

POWER STAGE

The DC voltages required at various parts of the chassis and inverters are provided by a main power supply unit. The power supply generates 33V, 24V, 12V, 5V, 3,3V and 5V, 3,3V stand by mode DC voltages. Power stage which is on-chasis generates 1,26V stand by voltage and 8V, 2.5V, 2,6V, 1,8V and 1V supplies for other different parts of the chassis.

ADAPTOR USE (Optional)

The DC voltages required at various parts of the chassis and inverters are provided by an external power supply unit or produced on the chassis if an adapter is used for the supply. The 12V dc voltage is switched by IRF 7314 power mosfet in TV sets with mechanical switch to produce the required standby voltage. Also regulators and mosfets generate 1.8V, 3.3V and 5V and 1.26V voltages for other different parts of the chassis.

1.4. General Description

The STi7101 is a new generation, high-definition IDTV / set-top box / DVD decoder chip, and provides very high performance for low-cost HD systems. STx7101 includes an H.264 video decoder for new, low bit rate applications. Based on the Omega2 (STBus) architecture, this system-on-chip is a full back-end processor for digital terrestrial, satellite, cable, DSL and IP client high-definition set-top boxes, compliant with ATSC, DVB, DIRECTV, DCII, OpenCable and ARIB BS4 specifications. It includes all processing for DVD applications.

The STx7101 demultiplexes, decrypts and decodes HD or SD video streams with associated multi-channel audio. Video is output to two independently formatted displays: a full resolution display intended for a TV monitor, and a downsampled display intended for a VCR or DVD-R. Connection to a TV or display panel can be analog through the DACs, or digital through a copy protected DVI/HDMI. Composite outputs are provided for connection to the VCR with Macrovision protection. Audio is output with optional PCM mixing to an S/PDIF interface, PCM interface, or through integrated stereo audio DACs. Digitized analog programs can also be input to the STx7101 for reformatting and display. The STx7101 includes a graphics rendering and display capability with a 2D graphics accelerator, three graphics planes and a cursor plane. A dual display compositor provides mixing of graphics and video with independent composition for each of the TV and VCR/DVD-R outputs. The STx7101 includes a stream merger to allow seven different transport streams from different sources to be merged and processed concurrently. Applications include DVR time-shifted viewing of a terrestrial program, while acquiring an EPG/data stream from a satellite or cable front end.

The flexible descrambling engine is compatible with required standards including DVB, DES, AES and Multi2. The STx7101 embeds a 266 MHz ST40-202 CPU for applications and device control. A dual DDR1 SDRAM memory interface is used for higher performance, to allow the video decoder the required memory bandwidth for HD H.264 and sufficient bandwidth for the CPU and the rest of the system. A second memory bus is also provided for flash memory, storing resident software, and for connection of peripherals. This bus also has a high speed synchronous mode that can be used to exchange data between two STx7101 devices. This can be used to connect a second STx7101 as a co-decoder for a dual TV STB application. A hard-disk drive (HDD) can be connected either to the serial ATA interface, or as an expansion drive through the USB 2.0 port.

The figure below shows the architecture of the Sti7101.



6.2 Features

The STx7101 is a single-chip, high definition video decoder including:

_ H.264 support
_ Linux® and OS21 compatible ST40 CPU core: 266 MHz
_ transport filtering and descrambling
_ video decoder: H.264 (MPEG-4 part 10) and MPEG-2
_ SVP compliant
_ graphics engine and dual display: standard and highdefinition
_ audio decoder
_ DVD data retrieval and decryption

The STx7101 also features the following embedded interfaces:

_ USB 2.0 host controller/PHY interface
_ DVI/HDMI™ output
_ digital audio and video auxiliary inputs
_ low-cost modem
_ 100BT ethernet controller with integrated MAC and MII/ RMII interface for external PHY
_ serial ATA (SATA)

Processor subsystem

_ ST40 32-bit superscaler RISC CPU
_ 266 MHz, 2-way set associative 16-Kbyte ICache, 32-Kbyte DCache, MMU
_ 5-stage pipeline, delayed branch support
_ floating point unit, matrix operation support
_ debug port, interrupt controller

Transport subsystem

_ TS merger/router
_ 2 serial/parallel inputs
_ 1 bidirectional interface
_ merging of 3 external transport streams
_ transport streams from memory support
_ NRSS-A module interface
_ TS routing for DVB-CI and CableCARD modules
_ Programmable transport interfaces (PTIs)
_ two programmable transport interfaces
_ two transport stream demultiplexers: DVB, DIRECTV®, ATSC, ARIB, OpenCable, DCII
_ integrated DES, AES, DVB and Multi2 descramblers
_ NDS random access scrambled stream protocol (RASP) compliant
_ NDS ICAM CA
_ support for VGS, Passage and DVS042 residue handling

Video/graphics subsystem

_ H.264(MPEG-4 part 10) main and high profile level 4.1/MPEG-2 MP@HL video decoder
_ advanced error concealment and trick mode support
_ dual MPEG-2 MP@HL decode
_ SD digital video input
_ Displays
_ one HD display multi format capable (1080I, 720P, 480P/576P, 480I/576I)
  - analog HD output RGB or YPbPr
  - HDMI encoded output
_ one standard-definition display
  - analog SD output: YPbPr or YC and CVBS
_ Gamma 2D/3D graphics processor
_ triple source 2D gamma blitter engine
_ alpha blending and logical operations
_ color space and format conversion
_ fast color fill
_ arbitrary resizing with high quality filters
_ acceleration of direct drawing by CPU
_ Gamma compositor and video processor
_ 7-channel mixer for high definition output
_ independent 2-channel mixer for SD output
_ 3 graphic display planes
_ high-quality video scaler

_ motion and detail adaptive deinterlacer
_ linear resizing and format conversions
_ horizontal and vertical filtering
_ Copy protection
_ HDMI /HDCP copy protection hardware
_ SVP compliant
_ Macrovision® copy protection for 480I, 480P, 576I, 576P outputs
_ DTCP-IP
_ AWG-based DCS analog copy protection

Audio subsystem

_ Digital audio decoder
_ support for all the most popular audio standards including MPEG-1 layer I/II, MPEG-2 layer II, MPEG-2 AAC, MPEG- 4 AAC LC 2-channel/5.1 channel MPEG-4 AAC+SBR 2-channel/5.1 channel, Dolby® Digital EX, Pro Logic® II, MLP™ and DTS®
_ PCM mixing with internal or external source and sample rate conversion
_ 6- to 2-channel downmixing
_ PCM audio input
_ independent multichannel PCM output, S/PDIF output and analog output
_ Stereo 24-bit audio DAC for analog output
_ IEC958/IEC1937 digital audio output interface (S/PDIF)
_ CSS/CPxM copy protection hardware Interfaces
_ External memory interface (EMI)
_ 16-bit interface supporting ROM, flash, SFlash, SRAM, peripherals
_ access in 5 banks
_ high speed synchronous mode for interconnecting two STx7101 devices
_ External microprocessor interface (EMPI)
_ 32-bit MPX satellite, target-only interface,
_ synchronous operation at MPX clock speed, capable of 100 MHz,
_ Dual local memory interface (LMI)
_ dual interface (2 x 32-bit) for DDR1 200-MHz (DDR400) memories,
supports 128-, 256- and 512-Mbit devices
_ USB 2.0 host controller/PHY interface
_ Serial ATA hard-disk drive support
_ record and playback with trick modes
_ pause and time shifting, watch and record
_ 100BT Ethernet controller, MAC and MII/RMII
_ On-chip peripherals
_ 4 ASCs (UARTs) with Tx and Rx FIFOS, two of which can be used in smartcard interfaces
_ 2 smartcard interfaces and clock generators (improved to reduce external circuitry)
_ 3 SSCs for I²C/SPI master slaves interfaces
_ serial communications interface (SCIF)
_ 2 PWM outputs
_ teletext serializer and DMA module
_ 6 banks of general purpose I/O, 3.3 V tolerant
_ SiLabs line-side (DAA) interface
_ modem analog front end (MAFE) interface
_ infrared transmitter/receiver supporting RC5, RC6 and RECS80 codes

_ UHF remote receiver input interface
_ interrupt level controller and external interrupts, 3.3 V tolerant
_ low power/RTC/watchdog controller
_ integrated VCXO
_ DiSEqC 2.0 interface
_ PWM capture/compare functions
_ Flexible multi-channel DMA Services and package
_ JTAG/TAP interface, ST40 toolset support, ST231 toolset support
_ Package
_ 35 x 35 PBGA, 580 + 100 balls (standard version)

6.3 Absolute Maximum Ratings

Symbol	Parameter	Min	Typical	Max	Units
Tstg	Storage temperature	- 60		150	°C
VDDE2V5	Digital 2.5 volt power supply	2.2	2.5	2.7	V
VDDE3V3	Digital 3.3 volt power supply	3.0	3.3	3.6	V
VDD	Digital core power supply	0.9	1.0	1.1	V

I/O specifications 3.3 volt pads

Symbol	Parameter	Min	Typ	Max	Units
Vil	Low level input voltage	-	-	0.8	V
Vih	High level input voltage	2	-	-	V
Vhyst	Schmitt trigger hysteresis	300	-	800	mV
Vol	Low level output voltage	-	-	0.3	V
Voh	High level output voltage	Vdde3v3 - 0.3	-	-	V
Ipu	Pull-up current (conditions Vi = 0V)	44	-	122	µA
Ipd	Pull-down current (conditions Vi = VDDE3V3	29	-	122	µA
Rpu	Equivalent pull-up resistance (conditions Vi = 0V)	29	-	67	kΩ
Rpd	Equivalent pull-down resistance (conditions Vi = VDDE3V3)	29	-	103	kΩ

I/O specifications 2.5 volt pads

Symbol	Parameter	Min	Typ	Max	Units
Vil	Low level input voltage	-	-	0.7	V
Vih	High level input voltage	1.7	-	-	V
Vhyst	Schmitt trigger hysteresis	363	-	577	mV

DVB-T DEMODULATOR – STV0362

8.1 General Description

The STv0362 is a single-chip demodulator using coded orthogonal frequency division multiplexing (COFDM) and is intended for digital terrestrial receivers using compressed video, sound and data services. It converts IF or baseband differential signals to MPEG-2 format by processing OFDM carriers.

The STv0362 is fully compliant with the DVB-T specification (ETS 300 744) and NorDig Unified specification. The chip implements all the functions to convert the signals from the IF or direct conversion tuner, to produce the MPEG-2 transport stream output; in terms of IF tuner configuration, the chip is compatible with the popular STV0360/STV0361. The STv0362 offers improved performance over the STV0360 with respect to:

- channel estimation and correction,
- an extended CRL frequency and TRL timing offset,
- additional features such as:
  - synchronization for echo outside GI,
  - impulse noise rejection,
  - PLL allowing 4 MHz quartz usage.

The STv0362 processes 2, 4 and 8 K modes and integrates two A/D converters capable of handling up to 64 QAM carriers in a direct IF or zero IF sampling architecture. This eliminates the need for an external downconverter. A 12-bit ADC, intended for RF signal strength indication, eliminates the need for external components when using wide-band AGC tuners. In addition to the demodulation and forward error correction (FEC) functions required for recovery of the QAM modulated bit streams with very low BER, the chip also includes several features that give easy and immediate access to various quality monitoring parameters or lock status. The STv0362 also provides delayed AGC and a noise-free I2C bus dedicated to tuner control, which facilitate the design of high quality integrated receiver decoders. The STv0362 outputs an error-corrected MPEG-2 transport stream that complies with the DVB common interface format with programmable data clock frequency.



The STv0362 features the full DVB-T and DVB-H standards framing structure, channel coding and modulation. The symbol, timing and carrier recovery loops are fully digital and sized with regard to the state-of-the-art RF down-converting devices.

The STv0362 is compatible with direct conversion tuners featuring two differential ADC for I and Q channels. The tuner baseband power is controlled by a classic AGC loop, and the radio frequency level is monitored by a dedicated single-ended 8-bit ADC. It is recommended the RF power is left under the tuner's control, but it can be derived from baseband power by a dedicated power split algorithm. If required, the tuner serial I2C bus can be isolated by the STv0362 I2C bus repeater.

The terrestrial DVB-T network can be subjected to several interference sources which are the neighboring digital and analog channels, as well as the in-band analog channels. The STv0362 cancels these interference sources as well removing the effects of impulse noise. The channel equalization is capable of static and dynamic echo cancelling even in severe urban environments. The embedded algorithms are enhanced to cope with out-of-guard interval echoes; specific channel quality monitoring is available for acquisition and survey. The specific power handling constraints are primarily addressed by both technology and clock rate management. The efficiency of channel acquisition and re-acquisition, minimizes power consumption.

8.2 Features

- Compatible with direct conversion (ZIF) and IF tuners
  - Wide range carrier tracking loop for offset recovery
  - Dual analog to digital conversion for IQ baseband interface
  - Signal strength indicator dedicated ADC
  - Dual ΣΔ digital split AGC for RF and BB
  - Flexible clock generation to operate with 4 MHz to 27 MHz external reference

- Channel management
  - NorDig Unified Specification (v1.0.2) capable
  - Dynamic fading compatible
  - Urban environment compatible
  - Channel reception quality indicator
  - Out of guard interval echoes compatible
  - Impulsive noise rejection capable
  - Outstanding adjacent and co-channel rejection capability with integrated channel filters

- Digital carrier, timing and symbol recovery loops

- Decoding
  - 2K, 4K, 8K FFT length
  - 6, 7 and 8 MHz channels bandwidth
  - 1/4, 1/8, 1/16, 1/32 guard interval length
  - QPSK - 16 QAM - 64 QAM modulations
  - Hierarchical capability
  - TPS decoding
  - Viterbi soft decoder rate 1/2
  - Puncture rates are 1/2, 2/3, 3/4, 5/6, 7/8
  - Outer Reed-Solomon decoder as per DVB-T system
  - Energy dispersal descrambler

- Technology
  - Low power CMOS process (90nm)
  - Multi supply: 1.0 V core, 2.5 V analog, 3.3 V digital interface
  - TQFP64 7x7x1.0 mm
  - Power consumption: 350 mW (typ),
  - Standby < 80 mW

- Data to transport decoder
  - DVB common interface compliant
  - 12-bit parallel and 5-bit serial data interface with data on D7 (packet error private line)
  - Automatic regulation of the transport bit
  - rate with regard to transport clock
  - Up to 33 Mbit/s payload data rate

- I2C serial bus interface
  - Fast I2C up to 400 kHz slave interface
  - Four possible slave addresses
  - Up to 400 kbit/s private repeater for tuner isolation

- GPIOs and interruption line
  - Lock indicators: AGC, symbol, TPS, VITERBI-decoder and transport synchronization
  - ΣΔ analog and logical levels generation

- Monitoring through I2C serial interface
  - C/N estimator
  - Constellation and frequency response display
  - BER and PER estimator

8.3 Absolute Maximum Rating

Symbol	Parameter	Value	Unit
V_{dd_1v0}	DC supply voltage	-0.1, +2.2	V
V_{dd_2v5}	DC supply voltage	-0.25, +2.75	V
V_{dd_3v3}	DC supply voltage	-0.3, +3.63	V
V_{in}	Voltage on input pins	-0.3, V_{dd_3V3} +0.3	V
t_{oper}	Operating ambient temperature	-10, +70	°C
t_{stg}	Storage temperature	-40, +150	°C
t_j	Junction temperature	+125	°C

1. These are maximum limits. Exceeding them may result in permanent damage to the device. Operation at these limits is not intended.

Symbol	Parameter	Maximum value	Unit
$r_{th(j-a)}$	Junction-ambient thermal resistance	21[1]	°C/W
$r_{th(j-c)}$	Junction-case thermal resistance	TBD	°C/W

1. Four-layer PCB

Symbol	Parameter	Min	Typ	Max	Unit
Supply					
V_{dd_1v0}	Digital core supply voltage	0.9	1.0	1.1	V
V_{dd_3v3}	Digital pads supply voltage	3.0	3.3	3.6	V
V_{dda_1v0}	Analog supply voltage	0.9	1.0	1.1	V
V_{dda_2v5}	Analog supply voltage	2.25	2.5	2.75	V
I/Os					
V_{il} V_{ih}	Input logic low Input logic high	-0.5 2.0		0.8 3.6	V V
V_{ol} V_{oh}	Output logic low Output logic high	-0.5 2.4		0.3 3.6	V V
i_{lk}	Input leakage current (V_{in} = 0 V to 3.3 V)	TBD	TBD	TBD	µA
i_{ol}	Output sink current	TBD	TBD	TBD	µA

Symbol	Parameter	Min	Typ	Max	Unit
f_{clk_in}	CLKI or XTAL frequency	4	27	28	MHz
Idd_1V0	Current consumption (1.0 V)		TBD		mA
Idd_3V3	Current consumption (3.3 V)		TBD		mA
Idd_2V5	Current consumption (2.5 V)		TBD		mA
P_{max}	Maximum power			350	mW

8.4 Pinning

Pin number	Name	Pin number	Name
1	RF_LEVEL	33	D0
2	VDDA_2V5	34	VDD_3V3
3	QP	35	D1
4	QM	36	D2
5	VDDA_ISO	37	D3
6	VDDA_2V5	38	VDD_1V0
7	REFP	39	D4
8	REFM	40	D5
9	INCM	41	VDD_3V3
10	IM	42	D6
11	IP	43	D7
12	VDDA_1V0	44	CLK_OUT
13	VDDA_2V5	45	VDD_1V0
14	XTAL_O	46	STR_OUT
15	XTAL_I	47	D/NOT_P
16	VDDA_2V5	48	ERROR
17	AGC_IF	49	GPIO1
18	AGC_RF	50	VDD_3V3
19	VDD_1V0	51	VDD_1V0
20	SCLT	52	GPIO8
21	SDAT	53	GPIO7
22	VDD_3V3	54	GPIO6
23	AUX_CLK	55	VDD_1V0
24	VDD_1V0	56	VDD_3V3
25	CS0	57	GPIO5
26	CS1	58	GPIO4
27	GPIO0	59	GPIO3
28	VDD_3V3	60	GPIO2
29	SDA	61	GPIO9
30	SCL	62	VDD_1V0
31	VDD_1V0	63	VDD_3V3
32	NOT_RESET	64	TEST

DVB-C DEMODULATOR – STV0297E

7.1 General Desription

The STV0297E is a complete single-chip QAM (quadrature amplitude modulation) demodulation and FEC (forward error correction) solution that performs sampled IF to transport stream (MPEG-2 or MPEG-4) block processing of QAM signals. It is intended for the digital transmission of compressed television, sound, and data services over cable. It is fully compliant with ITU-T J83 Annexes A/C or DVB-C specification bitstreams (ETS 300 429, “Digital broadcasting systems for television, sound and data services – Framing structure, channel coding and modulation - Cable Systems”). It can handle square (16, 64, 256-QAM) and non-square (32, 128-QAM) constellations. Japanese DBS systems require a transport stream multiplex frame (TSMF) layer to carry digital signals over cable systems. When the recovered transport stream is a multiplex frame, the STV0297E post-processes it to extract a single transport stream. Automatic detection of the TSMF layer is provided. The chip integrates an analog-to-digital converter that delivers the required performance to handle up to 256-QAM signals in a direct IF sampling architecture, thus eliminating the need for external downconversion.

7.2 Features

- Decodes ITU-T J.83-Annexes A/C and DVB-C bit streams
- Processes Japanese transport stream multiplex frame (TSMF)
- High-performance integrated A/D converter suitable for direct IF architecture in all QAM (quadrature amplitude modulation) modes
- Supports 16, 32, 64, 128 and 256 point constellations
- Small footprint package: (10 x 10 mm²)
- Very low power consumption
- Full digital demodulation
- Variable symbol rates
- Front derotator for better low symbol rate performance and relaxed tuner constraints
- Integrated matched filtering
- Robust integrated adaptive pre and post equalizer
- On-chip FEC A/C with ability to bypass individual blocks
- 10 programmable GPIO
- Two AGC outputs suitable for delayed AGC applications (sigma-delta outputs)
- Integrated signal quality monitors, plus lock indicator and interrupt function mapped to GPIO pin
- Improved signal acquisition
- System clock generated on-chip from quartz crystal
- Low frequency crystal operations 4, 16, 25 - 30 MHz
- 4 I2C addresses
- Easy control and monitoring via 2-wire fast I2C bus

7.3 Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_{DD_1V0}	DC supply voltage	-0.1, +1.1	V
V_{DD_2V5}	DC supply voltage	-0.25, +2.75	V
V_{DD_3V35}	DC supply voltage	-0.5, +3.63	
V_{IN_D}	Voltage on digital input pins	-0.3, $V_{DD_}$3V3 + 0.3	V
V_{IN_A}	Voltage on analog input pins	0.3, $V_{DD_}$2V5 + 0.3	V
T_{OPER}	Operating ambient temperature	0, +70	°C
T_{STG}	Storage temperature	-40, +150	°C
Tj	Junction temperature	+125	°C

7.4 Pinning

Pad num	Name	Type	Drive
1	GPIO9	digital	2mA
2	GPIO8	digital	2mA
3	TDI	digital	2mA
4	TDO	digital	2mA
5	TRST	digital	2mA
6	TCK	digital	2mA
7	TMS	digital	2mA
8	GPIO7/AUX_CLK	digital	2mA
9	N_RESET	digital	2mA
10	VDD	dig. supply	
11	GND	dig. supply	
12	VDD_IO_3V3	dig. supply 3.3v	
13	GPIO6/CS0	digital	2mA
14	GPIO5/CS1	digital	2mA
15	SDA	digital	2mA
16	SCL	digital	2mA
17	M_CKOUT	digital	4mA
18	M_SYNC	digital	2mA
19	M_VALID	digital	4mA
20	M_ERR	digital	2mA
21	TS_DATA[0]	digital	4mA
22	TS_DATA[1]	digital	2mA
23	TS_DATA[2]	digital	2mA
24	TS_DATA[3]	digital	2mA
25	VDD	dig. supply	
26	GND	dig. supply	
27	VDD_IO_3V3	dig. supply 3.3v	
28	TS_DATA[4]	digital	2mA
29	TS_DATA[5]	digital	2mA
30	TS_DATA[6]	digital	2mA
31	TS_DATA[7]	digital	4mA
32	GPIO4/SDAT	digital	2mA

Pad num	Name	Type	Drive
33	GPIO3/SCLT	digital	2mA
34	GPIO2	digital	2mA
35	GPIO1/AGC1	digital	2mA
36	GPIO0/AGC2	digital	2mA
37	VDD	dig. supply	
38	GND	dig. supply	
39	VDD_IO_3V3	dig. supply 3.3v	
40	GNDAS_AD	analog gnd	
41	INM	analog	
42	INP	analog	
43	VCCAISO_D	anal. 2.5v supply	
44	INCM	analog	
45	REFM	analog	
46	REFP	analog	
47	GNDA_AD12	analog ground	
48	VCCA_AD12	analog supply	
49	GNDD_AD12	analog ground	
50	VCCD_AD12	anal. 1.0v supply	
51	GNDA_PLL	analog ground	
52	VCCA_PLL	anal. 2.5v supply	
53	GNDD_PLL	analog ground	
54	VCCD_PLL	anal.1.0v supply	
55	ZO		
56	VCCA_OSC	anal. 2.5v supply	
57	A		
58	GNDA_OSC	analog ground	
59	VBASE		
60	VDD10REG		
61	VDD	dig. supply	
62	GND	dig. supply	
63	VDD_IO_3V3	dig. supply 3.3v	
64	CLK_TST	digital	4mA

STE100P Ethernet PHY

7.5 General Description

The STE100P, also referred to as STEPHY1, is a high performance Fast Ethernet physical layer interface for 10Base-T and 100Base-TX applications. It was designed with advanced CMOS technology to provide a Media Independent Interface (MII) for easy attachment to 10/100 Media Access Controllers (MAC) and a physical media interface for 100Base-TX of IEEE802.3u and 10Base-T of IEEE802.3.

The STEPHY1 supports both half-duplex and fullduplex operation, at 10 and 100 Mbps operation. Its operating mode can be set using auto-negotiation, parallel detection or manual control. It also allows for the support of auto-negotiation functions for speed and duplex detection.



7.6 Features

- IEEE802.3u 100Base-TX and IEEE802.3 10Base-T compliant
- Support for IEEE802.3x flow control
- IEEE802.3u Auto-Negotiation support for 10Base-T and 100Base-TX
- MII interface
- Standard CSMA/CD or full duplex operation supported
- Integrates the whole Physical layer functions of 100Base-TX and 10Base-T

- Provides Full-duplex operation on both 100Mbps and 10Mbps modes
- Provides Auto-negotiation(NWAY) function of full/half duplex operation for both 10 and 100 Mbps
- Provides MLT-3 transceiver with DC restoration for Base-line wander compensation
- Provides transmit wave-shaper, receive filters, and adaptive equalizer
- Provides loop-back modes for diagnostic
- Builds in Stream Cipher Scrambler/ De-scrambler and 4B/5B encoder/decoder
- Supports external transmit transformer with turn ratio 1:1
- Supports external receive transformer with turn ratio 1:1
- Standard 64-pin QFP package pinout

7.7 Absolute Maximum Ratings

Parameter	Value
Supply Voltage(Vcc)	-0.5 V to 7.0 V
Input Voltage	-0.5 V to VCC + 0.5 V
Output Voltage	-0.5 V to VCC + 0.5 V
Storage Temperature	-65 °C to 150 °C(-85°F to 302°F)
Ambient Temperature	(-40)°C to +85°C)
ESD Protection	2000V

12.4 Pinning

Pin No.	Name	Type	Description
MII Data Interface			
52 58 57 56 55	txd4 txd3 txd2 txd1 txd0	I	**Transmit Data**. The Media Access Controller (MAC) drives data to the STE100P using these inputs. txd4 is monitored only in Symbol (5B) Mode. These signals must be synchronized to the tx_clk.
54	tx_en	I	**Transmit Enable**. The MAC asserts this signal when it drives valid data on the txd inputs. This signal must be synchronized to the tx_clk.
53	tx_clk	I/O	**Transmit Clock**. Normally the STE100P drives tx_clk. Refer to the Clock Requirements discussion in the Functional Description section. 25 MHz for 100 Mbps operation. 2.5 MHz for 10 Mbps operation.

Pin No.	Name	Type	Description
52	tx_er	I	**Transmit Coding Error**. The MAC asserts this input when an error has occurred in the transmit data stream. When the STE100P is operating at 100 Mbps, the STE100P responds by sending invalid code symbols on the line. In Symbol (5B) Mode this pin functions as txd4.
51 43 44 46 47	rxd4 rxd3 rxd2 rxd1 rxd0	O	**Receive Data**. The STE100P drives received data on these outputs, synchronous to rx_clk. rxd4 is driven only in Symbol (5B) Mode.
48	rx_dv	O	**Receive Data Valid**. The STE100P asserts This signal when it drives valid data on rxd. This output is synchronous to rx_clk.
51	rx_er	O	**Receive Error**. The STE100P asserts this output when it receives invalid symbols from the network. This signal is synchronous to rx_clk. In Symbol (5B) Mode this pin functions as rxd4.
49	rx_clk	O	**Receive Clock**. This continuous clock provides reference for rxd, rx_dv, and rx_er signals. Refer to the Clock Requirements discussion in the Functional Description section. 25 MHz for 100 Mbps operation. 2.5 MHz for 10 Mbps operation.
59	col	O	**Collision Detected**. The STE100P asserts this output when detecting a collision. This output remains High for the duration of the collision. This signal is asynchronous and inactive during full-duplex operation.
60	crs	O	**Carrier Sense**. During half-duplex operation (PR0:8=0), the STE100P asserts this output when either transmit or receive medium is non idle. During full duplex operation (PR0:8=1), crs is asserted only when the receive medium is non-idle.
MII Control Interface			
42	mdc	I	**Management Data Clock**. Clock for the mdio serial data channel. Maximum frequency is 2.5 MHz.
41	mdio	I/O	**Management Data Input/Output**, Bi-directional serial data channel for PHY communication.
61	mdint	OD	**Management Data Interrupt**. When any bit in PR18 = 1, an active High output on this pin indicates status change in the corresponding bits in PR17. Interrupt is cleared by reading Register PR17. Requires MDC edge to output.
Physical (Twisted Pair) Interface			
12	x1	I	25 MHz reference clock input. When an external 25 MHz crystal is used, this pin will be connected to one terminal of it. If an external 25 MHz clock source of oscillator is used, then this pin will be the input pin of it.
11	x2	O	25 MHz reference clock output. When an external 25MHz crystal is used, this pin will be connected to another terminal of if. If an external clock source is used, then this pin should be left open.
21 23	txp txn	O	The differential Transmit outputs of 100Base-TX or 10Base-T, these pins directly output to the transformer.
19 18	rxp rxn	I	The differential Receive inputs of 100Base-TX or 10Base-T, these pins directly input from the transformer.

Pin No.	Name	Type	Description
15	iref	O	Reference Resistor connecting pin for reference current, directly connect a 5KΩ ± 1% resistor to Vss.
38	ledr10	I/O	LED display for 10Ms/s link status. This pin will be driven on continually when 10Mb/s network operating speed is detected. The pull-up/pull-down status of this pin is latched into the PR20 bit 7 during power up/reset.
37	ledtr		LED display for Tx/Rx Activity status. This pin will be driven on at a 10 Hz blinking frequency when either effective receiving or transmitting is detected. The status of this pin is latched into the PR20 bit 6 during power up/reset.
36	ledl	I/O	LED display for Link Status. Blinks when there is TX or RX activity. This pin will be driven on continually when a good Link test is detected. The status of this pin is latched into the PR20 bit 5 during power up/reset.
35	ledc	I/O	LED display for Full Duplex or Collision status. This pin will be driven on continually when a full duplex configuration is detected. This pin will be driven on at a 20 Hz blinking frequency when a collision status is detected in the half duplex configuration. The status of this pin is latched into the PR20 bit 4 during power up/reset.
34	leds	I/O	LED display for 100Ms/s link status. This pin will be driven on continually when 100Mb/s network operating speed is detected. The status of this pin is latched into the PR20 bit 3 during power up/reset.
64	cfg0	I	Configuration Control 0. **When A/N is enabled**, cfg0 determines operating mode advertisement capabilities in combination with cfg1 when mf0/ PR0:12 =1. (See Table 2) **When A/N is disabled**, cfg1 disables mlt3 and directly affects PR19:0 When cfg0 is Low, mlt3 encoder/decoder is enabled and PR19:1 =0. When cfg0 is High, mlt3 encoder/decoder is bypassed and PR19:1 = 1.
63	cfg1	I	Configuration Control 1. **When A/N is enabled**, cfg1 determines operating mode advertisement capabilities in combination with cfg1 when mf0/ PR0:12 =1. (See Table 2) **When A/N is disabled**, CFG1 enables Loopback mode and directly affects PR0 bit 14. When cfg1 is Low, Loopback mode is disabled and PR0:14 = 0. When cfg1 is High, Loopback mode is enabled and PR0:14 = 1.
28	reset	I	**Reset** (Active-Low). This input must be held low for a minimum of 1 ms to reset the STE100P. During Power-up, the STE100P will be reset regardless of the state of this pin, and this reset will not be complete until after >1ms.
29	rip	O	**Reset In Progress**. This output is used to indicate when the device has completed power-up/reset and the registers and functions can be accessed. When rip is High, power-up/reset has been successful and the device can be used normally When rip is Low, device reset is not complete.
8, 30,31, 32	nc		nc (No Connection)
26, 33	test, test_se		Test pins. Should be tied to ground for normal operation
27	pwrdwn	I	**Power Down**. When High, forces STE100P into Power Down mode. This pin is OR'ed with the Power Down bit (PR0:11). During the Power Down mode, txp/txn outputs and all LED outputs are 3-stated, and the MII interface is isolated.

<table>
<tr><th>Pin No.</th><th>Name</th><th>Type</th><th>Description</th></tr>
<tr><td>5
4
3
2
1</td><td>mf0
mf1
mf2
mf3
mf4</td><td>I</td><td>Multi-Function pins. Each mf pin internally drives different configuration functions. The functions of the five mf inputs are as shown in the table below.

<table><tr><th>Pin</th><th>Function</th><th>Register & Bit Affected</th></tr><tr><td>mf0</td><td>Auto-Negotiation</td><td>PR0:12 ANE</td></tr><tr><td>mf1</td><td>Enable NRZ-NRZI conversion</td><td>PR16:7 ENNRZI</td></tr><tr><td>mf2</td><td>4B/5B Coding Enable</td><td>PR16:6 EN4B5B</td></tr><tr><td>mf3</td><td>Scrambler Operation Disable</td><td>PR16:5 DISCRM</td></tr><tr><td>mf4</td><td>MII 10/100 Mbps Speed Select</td><td>PR0:13 SPSEL</td></tr></table>
The logic level of mf0-4 will determine the value that the affected bits will have upon reset of the STE100P. The operating functions of cfg0, cfg1, and fde change depending on the state of mf0 (Auto-Negotiation enabled or disabled). Table 2 shows the relationship between cfg0, cfg1 and fde.</td></tr>
<tr><td>6</td><td>fde</td><td>I</td><td>Full-Duplex Enable.
When A/N is enabled, fde determines full-duplex advertisement capability in combination with cfg0 and cfg1. (See Table 2)
When A/N is disabled, fde directly affects full-duplex operation and determines the value of PR0 bit 8 (Full/Half Duplex Mode Select).
When fde is High, full-duplex is enabled and PR0:8 = 1.
When fde is Low, full-duplex is disabled and PR0:8 = 0.</td></tr>
<tr><td colspan="4">Digital Power Pins</td></tr>
<tr><td>39, 45, 62</td><td></td><td colspan="2">vcce, vcce/i</td></tr>
<tr><td>25, 40, 50</td><td></td><td colspan="2">gnde, gnde/i</td></tr>
<tr><td colspan="4">Analog Power Pins</td></tr>
<tr><td>9, 13, 16, 17, 22</td><td></td><td colspan="2">vcca</td></tr>
<tr><td>7, 10, 14, 20, 24</td><td></td><td colspan="2">gnda</td></tr>
</table>

8 SAW FILTER

8.1 IF Filter for Audio Applications – Epcos K9656M

8.1.1 Standart:

- B/G
- D/K
- I
- L/L’

8.1.2 Features:

- TV IF audio filter with two channels
- Channel 1 (L’) with one pass band for sound carriers at 40,40 MHz (L’) and 39,75 MHz (L’- NICAM)

- Channel 2 (B/G,D/K,L,I) with one pass band for sound carriers between 32,35 MHz and 33,40 MHz

8.1.3 Pin configuration:



1 Input
2 Switching input
3 Chip carrier - ground
4 Output
5 Output

8.1.4 Frequency response:

Frequency response of channel 1



Frequency response of channel 2



8.2 IF Filter for Video Applications – Epcos K3958M

8.2.1 Standart:

- B/G
- D/K
- I
- L/L'

8.2.2 Features:

- TV IF filter with Nyquist slopes at 33.90 MHz and 38.90 MHz
- Constant group delay

Pin configuration:

1 Input
2 Input - ground
3 Chip - carrier ground
4 Output
5 Output



8.2.3 Frequency response:





IC DESCRIPTIONS

8.3 LM1117

8.3.1 General Description

The LM1117 is a series of low dropout voltage regulators with a dropout of 1.2V at 800mA of load current. It has the same pin-out as National Semiconductor's industry standard LM317. The LM1117 is available in an adjustable version, which can set the output voltage from 1.25V to 13.8V with only two external resistors. In addition, it is also available in five fixed voltages, 1.8V, 2.5V, 2.85V, 3.3V, and 5V. The LM1117 offers current limiting and thermal shutdown. Its circuit includes a zener trimmed bandgap reference to as-sure output voltage accuracy to within ±1%. The LM1117 series is available in SOT- 223, TO-220, and TO-252 D-PAK packages. A minimum of 10μF tantalum capacitor is required at the output to improve the transient response and stability.

8.3.2 Features

- Available in 1.8V, 2.5V, 2.85V, 3.3V, 5V, and Adjustable Versions
- Space Saving SOT-223 Package
- Current Limiting and Thermal Protection
- Output Current 800mA
- Line Regulation 0.2% (Max)
- Load Regulation 0.4% (Max)
- Temperature Range
- LM1117 0°C to 125°C
- LM1117I -40°C to 125°C

8.3.3 Applications

- 2.85V Model for SCSI-2 Active Termination
- Post Regulator for Switching DC/DC Converter
- High Efficiency Linear Regulators 15
- 32" TFT TV Service Manual 10/01/2005
- Battery Charger
- Battery Powered Instrumentation

8.3.4 Absolute Maximum Ratings

CHARACTERISTIC	SYMBOL	MIN.	MAX.	UNIT
DC Input Voltage	V_{IN}		7	V
Lead Temperature (Soldering, 5 Seconds)	T_{SOL}		260	℃
Storage Temperature Range	T_{STG}	−65	150	℃
Operating Junction Temperature Range	T_{OPR}	0	125	℃

8.3.5 Pinning



8.4 74HCT4053

8.4.1 General Description

The 74HC4053; 74HCT4053 is a high-speed Si-gate CMOS device and is pin compatible with the HEF4053B. It is specified in compliance with JEDEC standard no. 7A. The 74HC4053; 74HCT4053 is triple 2-channel analog multiplexer/demultiplexer with a common enable input (E). Each multiplexer/demultiplexer has two independent inputs/outputs (nY0 and nY1), a common input/output (nZ) and three digital select inputs (Sn). With E LOW, one of the two switches is selected (low-impedance ON-state) by S1 to S3. With E HIGH, all switches are in the high-impedance OFF-state, independent of S1 to S3. VCC and GND are the supply voltage pins for the digital control inputs (S1 to S3 and E). The VCC to GND ranges are 2.0 V to 10.0 V for 74HC4053 and 4.5 V to 5.5 V for 74HCT4053. The analog inputs/outputs (nY0 and nY1, and nZ) can swing between VCC as a positive limit and VEE as a negative limit. VCC - VEE may not exceed 10.0 V.
For operation as a digital multiplexer/demultiplexer, VEE is connected to GND (typically ground).

8.4.2 Features

- Low ON resistance:
- 80 W (typical) at VCC - VEE = 4.5 V
- 70 W (typical) at VCC - VEE = 6.0 V
- 60 W (typical) at VCC - VEE = 9.0 V
- Logic level translation:
- To enable 5 V logic to communicate with ±5 V analog signals
- Typical ‘break before make’ built in
- Complies with JEDEC standard no. 7A
- ESD protection: HBM EIA/JESD22-A114-C exceeds 2000 V, MM EIA/JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

8.4.3 Applications

- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating

8.4.4 Absolute Maximum Ratings

Symbol	Parameter	Conditions		Min	Max	Unit
V_{CC}	supply voltage			−0.5	+11.0	V
I_{IK}	input clamping current	$V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V		-	±20	mA
I_{SK}	switch clamping current	$V_S < -0.5$ V or $V_S > V_{CC} + 0.5$ V		-	±20	mA
Symbol	**Parameter**	**Conditions**		**Min**	**Max**	**Unit**
I_S	switch current	-0.5 V < V_S < V_{CC} + 0.5 V		-	±25	mA
I_{EE}	negative supply current			-	−20	mA
I_{CC}	quiescent supply current			-	50	mA
I_{GND}	ground current			-	−50	mA
T_{stg}	storage temperature			−65	+150	°C
P_{tot}	total power dissipation	T_{amb} = −40 °C to + 125 °C				
	DIP16 package		[2]	-	750	mW
	SO16 package		[3]	-	500	mW
	SSOP16 package		[4]	-	500	mW
	TSSOP16 package		[4]	-	500	mW
	DHVQFN16 package		[5]	-	500	mW
P_S	power dissipation per switch			-	100	mW

8.4.5 Pinning

Symbol	Pin	Description
2Y1	1	2 independent input/output 1
2Y0	2	2 independent input/output 0
3Y1	3	3 independent input/output 1
3Z	4	3 common input/output
3Y0	5	3 independent input/output 0
$\overline{E}$	6	enable input (active LOW)
V_{EE}	7	negative supply voltage
GND	8	ground (0 V)
S3	9	select input 3
S2	10	select input 2
S1	11	select input 1
1Y0	12	1 independent input/output 0
1Y1	13	1 independent input/output 1
1Z	14	1 common input/output
2Z	15	2 common input/output
V_{CC}	16	supply voltage

8.5 NUP4004M5

8.5.1 General Description

This 5-Pin bi-directional transient suppressor array is designed for applications requiring transient overvoltage protection capability. It is intended for use in transient voltage and

ESD sensitive equipment such as computers, printers, cell phones, medical equipment, and other applications. Its integrated design provides bi-directional protection for four separate lines using a single TSOP-5 package. This device is ideal for situations where board space is a premium.

8.5.2 Features

- Bi-directional Protection for Four Lines in a Single TSOP-5 Package
- Low Leakage Current
- Low Capacitance
- Provides ESD Protection for JEDEC Standards JESD22
- Machine Model = Class C
- Human Body Model = Class 3B
- Provides ESD Protection for IEC 61000-4-2, 15 kV (Air), 8 kV (Contact)
- This is a Pb-Free Device

8.5.3 Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	T_J	−40 to 125	°C
Storage Temperature Range	T_{STG}	−55 to 150	°C
Lead Solder Temperature – Maximum (10 sec)	T_L	260	°C
Human Body Model (HBM) Machine Model (MM) IEC 61000−4−2 Air (ESD) IEC 61000−4−2 Contact (ESD)	ESD	16 0.4 30 30	kV

8.5.4 Pinning





TSOP−5
CASE 483

MARKING DIAGRAM



8.6 FDN336P

8.6.1 General Description

The ST24LC21 is a 1K bit electrically erasable programmable memory (EEPROM), organized by 8 bits.This device can operate in two modes: Transmit Only mode and I2C bidirectional mode. When powered, the device is in Transmit Only mode with EEPROM data clocked out from the rising edge of the signal applied on VCLK. The device will switch to the I2C bidirectional mode upon the falling edge of the signal applied on SCL pin. The ST24LC21 cannot switch from the I2C bidirectional mode to the Transmit Only mode (except when the power supply is removed). The device operates with a power supply value as low as 2.5V. Both Plastic Dual-in-Line and Plastic Small Outline packages are available.

8.6.2 Features

- 1 MILLION ERASE/WRITE CYCLES
- 40 YEARS DATA RETENTION
- 2.5V to 5.5V SINGLE SUPPLY VOLTAGE
- 400k Hz COMPATIBILITY OVER the FULL RANGE of SUPPLY VOLTAGE
- TWO WIRE SERIAL INTERFACE I2C BUS COMPATIBLE
- PAGE WRITE (up to 8 BYTES)
- BYTE, RANDOM and SEQUENTIAL READ MODES
- SELF TIMED PROGRAMMING CYCLE
- AUTOMATIC ADDRESS INCREMENTING
- ENHANCED ESD/LATCH UP PERFORMANCES

8.6.3 Absolute Maximum Ratings

Symbol	Parameter			Value	Unit
T_A	Ambient Operating Temperature		grade 1	0 to 70	°C
T_{STG}	Storage Temperature			–65 to 150	°C
T_{LEAD}	Lead Temperature, Soldering	(SO8 package) (PSDIP8 package)	40 sec 10 sec	215 260	°C
V_{IO}	Input or Output Voltages			–0.3 to 6.5	V
V_{CC}	Supply Voltage			–0.3 to 6.5	V
V_{ESD}	Electrostatic Discharge Voltage (Human Body model) (2)			4000	V
	Electrostatic Discharge Voltage (Machine model) (3)			500	V

8.6.4 Pinning



SDA	Serial Data Address Input/Output
SCL	Serial Clock (I^2C mode)
V_{CC}	Supply Voltage
V_{SS}	Ground
VCLK	Clock Transmit only mode

8.7 TL062 -

8.7.1 General Description

Low-power JFET-input operational amplifier

8.7.2 Features

- Very Low Power Consumption
- Typical Supply Current . . . 200 µA (Per Amplifier)
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Common-Mode Input Voltage Range Includes VCC+
- Output Short-Circuit Protection
- High Input Impedance . . . JFET-Input Stage
- Internal Frequency Compensation
- Latch-Up-Free Operation
- High Slew Rate . . . 3.5 V/µs Typ

8.7.3 Absolute Maximum Ratings

		TL06_C TL06_AC TL06_BC	TL06_I	TL06_M	UNIT
Supply voltage, V_{CC+} (see Note 1)		18	18	18	V
Supply voltage, V_{CC-} (see Note 1)		–18	–18	–18	V
Differential input voltage, V_{ID} (see Note 2)		±30	±30	±30	V
Input voltage, V_I (see Notes 1 and 3)		±15	±15	±15	V
Duration of output short circuit (see Note 4)		Unlimited	Unlimited	Unlimited	
Package thermal impedance, θ_{JA} (see Notes 5 and 6)	D (8-pin) package	97	97		°C/W
	D (14-pin) package	86	86		
	N package	80	80		
	NS package	76	76		
	P package	85	85		
	PS package	95	95		
	PW (8-pin) package	149	149		
	PW (14-pin) package	113	113		
Package thermal impedance, θ_{JC} (see Notes 7 and 8)	FK package			5.61	°C/W
	J package			15.05	
	JG package			14.5	
	W package			14.65	
Operating virtual junction temperature, T_J		150	150	150	°C
Case temperature for 60 seconds	FK package			260	°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J, JG, U, or W package			300	°C
Lead temperature 1,6 mm (1/6 inch) from case for 10 seconds	D, N, NS, P, PS, or PW package	260	260		°C
Storage temperature range, T_{stg}		–65 to 150	–65 to 150	–65 to 150	°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES:
1. All voltage values except differential voltages are with respect to the midpoint between V_{CC+} and V_{CC-}.
2. Differential voltages are at IN+ with respect to IN–.
3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
5. Maximum power dissipation is a function of $T_J(max)$, θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) – T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
6. The package thermal impedance is calculated in accordance with JESD 51-7.
7. Maximum power dissipation is a function of $T_J(max)$, θ_{JC}, and T_C. The maximum allowable power dissipation at any allowable case temperature is $P_D = (T_J(max) – T_C)/\theta_{JC}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
8. The package thermal impedance is calculated in accordance with MIL-STD-883.

8.7.4 Pinning



8.8 PI5V330

8.8.1 General Description

Pericom Semiconductor.s PI5V series of mixed signal video circuits are produced in the Company.s advanced CMOS low-power technology, achieving industry leading performance. The PI5V330 is a true bidirectional Quad 2-channel multiplexer/demultiplexer that is recommended for both RGB and composite video switching applications. The VideoSwitch. can be driven from a current output RAMDAC or voltage output composite video source. Low ON-resistance and wide bandwidth make it ideal for video and other applications. Also this device has exceptionally high current capability which is far greater than most analog switches offered today. A single 5V supply is all that is required for operation. The PI5V330 offers a high-performance, low-cost solution to switch between video sources. The application section describes the PI5V330 replacing the HC4053 multiplier and buffer/amplifier.

8.8.2 Features

- High-performance, low-cost solution to switch between video sources
- Wide bandwidth: 200 MHz
- Low ON-resistance: 3Ω
- Low crosstalk at 10 MHz: .58 dB
- Ultra-low quiescent power (0.1 µA typical)
- Single supply operation: +5.0V
- Fast switching: 10 ns
- High-current output: 100 mA
- Packages available:
- 16-pin 300-mil wide plastic SOIC (S)
- 16-pin 150-mil wide plastic SOIC (W)
- 16-pin 150-mil wide plastic QSOP (Q)

8.8.3 Absolute Maximum Ratings

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	–0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	–0.5V to +7.0V
DC Input Voltage	–0.5V to +7.0V
DC Output Current	120 mA
Power Dissipation	0.5W

Note:
Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

8.8.4 Pinning



Pin Name	Description
$S1_A$, $S2_A$ $S1_B$, $S2_B$ $S1_C$, $S2_C$ $S1_D$, $S2_D$	Analog Video I/O
IN	Select Input
$\overline{EN}$	Enable
D_A, D_B, D_C, D_D	Analog Video I/O
GND	Ground
V_{CC}	Power

8.9 AZC099-04S

8.9.1 General Description

AZC099-04S is a high performance and low cost design which includes surge rated diode arrays to protect high speed data interfaces. The AZC099-04S family has been specifically designed to protect sensitive components, which are connected to data and transmission lines, from over-voltage caused by Electrostatic Discharging (ESD), Electrical Fast Transients (EFT), and Lightning.

AZC099-04S is a unique design which includes surge rated, low capacitance steering diodes and a unique design of clamping cell which is an equivalent TVS diode in a single package. During transient conditions, the steering diodes direct the transient to either the power supply line or to the ground line. The internal unique design of clamping cell prevents over-voltage on the power line, protecting any downstream components.

AZC099-04S may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4 (± 15kV air, ±8kV contact discharge).

8.9.2 Features

- ESD Protect for 4 high-speed I/O channels
- Provide ESD protection for each channel to IEC 61000-4-2 (ESD) ±15kV (air), ±8kV (contact) IEC 61000-4-4 (EFT) (5/50ns) Level-3, 20A for I/O, 40A for Power IEC 61000-4-5 (Lightning) 4A (8/20μs)
- 5V operating voltage □□ Low capacitance : 1.0pF typical
- Fast turn-on and Low clamping voltage
- Array of surge rated diodes with internal equivalent TVS diode
- Small package saves board space
- Solid-state silicon-avalanche and active circuit triggering technology

8.9.3 Absolute Maximum Ratings

PARAMETER	PARAMETER	RATING	UNITS
Peak Pulse Current (tp =8/20μs)	I_{PP}	5.5	A
Operating Supply Voltage (VDD-GND)	V_{DC}	6	V
ESD per IEC 61000-4-2 (Air) ESD per IEC 61000-4-2 (Contact)	V_{ESD}	15 8	kV
Lead Soldering Temperature	T_{SOL}	260 (10 sec.)	°C
Operating Temperature	T_{OP}	-55 to +85	°C
Storage Temperature	T_{STO}	-55 to +150	°C
DC Voltage at any I/O pin	V_{IO}	(GND – 0.5) to (VDD + 0.5)	V

8.9.4 Pinning



8.10 TDA1308

8.10.1 General Description

The TDA1308; TDA1308A is an integrated class-AB stereo headphone driver contained in an SO8, DIP8 or a TSSOP8 plastic package. The TDA1308AUK is available in an 8 bump wafer level chip-size package (WLCSP8). The device is fabricated in a 1 mm Complementary Metal Oxide Semiconductor (CMOS) process and has been primarily developed for portable digital audio applications. The difference between the TDA1308 and the TDA1308A is that the TDA1308A can be used at low supply voltages.

8.10.2 Features

- Wide temperature range
- No switch ON/OFF clicks
- Excellent power supply ripple rejection
- Low power consumption
- Short-circuit resistant
- High performance
- High signal-to-noise ratio

- High slew rate
- Low distortion
- Large output voltage swing

8.10.3 Absolute Maximum Ratings

Symbol	Parameter	Conditions		Min	Max	Unit
V_{DD}	supply voltage			0	8.0	V
$t_{SC(O)}$	output short-circuit duration	T_{amb} = 25 °C; P_{tot} = 1 W		20	-	s
T_{stg}	storage temperature			−65	+150	°C
T_{amb}	ambient temperature			−40	+85	°C
V_{esd}	electrostatic discharge voltage	HBM	[1]	−2	+2	kV
		MM	[2]	−200	+200	V

[1] Human body model (HBM): C = 100 pF; R = 1500 Ω; 3 pulses positive plus 3 pulses negative.

[2] Machine model (MM): C = 200 pF; L = 0.5 mH; R = 0 Ω; 3 pulses positive plus 3 pulses negative.

8.10.4 Pinning



Symbol	Pin	Description
OUTA	1	output A
INA(neg)	2	inverting input A
INA(pos)	3	non-inverting input A
V_{SS}	4	negative supply
INB(pos)	5	non-inverting input B

8.11 LM358D

8.11.1 General Description

The LM158 series consists of two independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. Application areas include transducer amplifiers, dc gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM158 series can be directly operated off of the standard +5V power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional ±15V power supplies. The LM358 and LM2904 are available in a chip sized package (8-Bump micro SMD) using National's micro SMD package technology.

8.11.2 Features

- Available in 8-Bump micro SMD chip sized package,
- Internally frequency compensated for unity gain
- Large dc voltage gain: 100 dB
- Wide bandwidth (unity gain): 1 MHz (temperature compensated)
- Wide power supply: Single supply: 3V to 32V or dual supplies: ±1.5V to ±16V

- Low supply current drain (500 µA)—essentially independent of supply voltage
- Low input offset voltage: 2 mV
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing

8.11.3 Absolute Maximum Ratings

	LM158/LM258/LM358 LM158A/LM258A/LM358A
Supply Voltage, V^+	32V
Differential Input Voltage	32V
Input Voltage	–0.3V to +32V
Power Dissipation (Note 1)	
Molded DIP	830 mW
Metal Can	550 mW
Small Outline Package (M)	530 mW
micro SMD	435mW
Output Short-Circuit to GND	
(One Amplifier) (Note 2)	
$V^+ \leq 15V$ and $T_A = 25^\circ C$	Continuous
Input Current ($V_{IN} < -0.3V$) (Note 3)	50 mA
Operating Temperature Range	
LM358	0°C to +70°C
LM258	–25°C to +85°C
LM158	–55°C to +125°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature, DIP	
(Soldering, 10 seconds)	260°C
Lead Temperature, Metal Can	
(Soldering, 10 seconds)	300°C
Soldering Information	
Dual-In-Line Package	
Soldering (10 seconds)	260°C
Small Outline Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods surface mount devices.	
ESD Tolerance (Note 10)	250V

8.11.4 Pinning



8.12 74LCX244

8.12.1 General Description

The LCX244 contains eight non-inverting buffers with 3-STATE outputs. The device may be employed as a memory address driver, clock driver and bus-oriented

transmitter/receiver. The LCX244 is designed for low voltage (2.5V or 3.3V) VCC applications with capability of interfacing to a 5V signal environment. The LCX244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

8.12.2 Features

- 5V tolerant inputs and outputs
- 2.3V to 3.6V VCC specifications provided
- 6.5ns Tpd max. (VCC=3.3V), 10µA ICCmax.
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal
- ±24mA output drive (VCC=3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500mA
- ESD performance:Human body model>2000V, Machine model>200V
- Leadless DQFN package

8.12.3 Absolute Maximum Ratings

Symbol	Parameter	Rating
V_{CC}	Supply Voltage	–0.5V to +7.0V
V_I	DC Input Voltage	–0.5V to +7.0V
V_O	DC Output Voltage Output in 3-STATE	 –0.5V to +7.0V
	Output in HIGH or LOW State(3)	–0.5V to V_{CC} + 0.5V
I_{IK}	DC Input Diode Current, V_I < GND	–50mA
I_{OK}	DC Output Diode Current V_O < GND	 –50mA
	V_O > V_{CC}	+50mA
I_O	DC Output Source/Sink Current	±50mA
I_{CC}	DC Supply Current per Supply Pin	±100mA
I_{GND}	DC Ground Current per Ground Pin	±100mA
T_{STG}	Storage Temperature	–65°C to +150°C

Note:

3. I_O Absolute Maximum Rating must be observed.

8.12.4 Pinning



Inputs		Outputs
$\overline{OE}_1$	I_n	(Pins 12, 14, 16, 18)
L	L	H
L	H	L
H	X	Z

Inputs		Outputs
$\overline{OE}_2$	I_n	(Pins 3, 5, 7, 9)
L	L	H
L	H	L
H	X	Z

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

8.13 74LCX245

8.13.1 General Description

The LCX245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V and 3.3V) VCC applications with capability of interfacing to a 5V signal environment. The T/R input determines the direction of data flow through the device. The OE input disables both the A and B ports by placing them in a high impedance state.
The LCX245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

8.13.2 Features

- 5V tolerant inputs and outputs
- 2.3V to 3.6V VCC specifications provided
- 7.0ns tPDmax. (VCC=3.3V), 10µA ICCmax.
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal
- ±24mA output drive (VCC=3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500mA
- ESD performance: Human body model>2000V, Machine model>200V
- Leadless DQFN package

8.13.3 Absolute Maximum Ratings

Symbol	Parameter	Rating
V_{CC}	Supply Voltage	–0.5V to +7.0V
V_I	DC Input Voltage	–0.5V to +7.0V
V_O	DC Output Voltage	
	Output in 3-STATE	–0.5V to +7.0V
	Output in HIGH or LOW State(4)	–0.5V to V_{CC} + 0.5V
I_{IK}	DC Input Diode Current, V_I < GND	–50mA
I_{OK}	DC Output Diode Current	
	V_O < GND	–50mA
	V_O > V_{CC}	+50mA
I_O	DC Output Source/Sink Current	±50mA
I_{CC}	DC Supply Current per Supply Pin	±100mA
I_{GND}	DC Ground Current per Ground Pin	±100mA
T_{STG}	Storage Temperature	–65°C to +150°C

Note:
4. I_O Absolute Maximum Rating must be observed.

8.13.4 Pinning



Inputs		Outputs
OE	T/$\overline{R}$	
L	L	Bus B_0 – B_7 Data to Bus A_0 – A_7
L	H	Bus A_0 – A_7 Data to Bus B_0 – B_7
H	X	HIGH Z State on A_0 – A_7, B_0 – B_7(3)

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

Note:
3. Unused bus terminals during HIGH Z State must be held HIGH or LOW.

8.14 FSA3157

8.14.1 General Description

The NC7SB3157 / FSA3157 is a high-performance, single- pole / double-throw (SPDT) analog switch or 2:1 multiplexer/ de-multiplexer bus switch. The device is fabricated with advanced sub-micron CMOS technology to achieve high-speed enable and disable times and low on resistance. The break-beforemake select circuitry prevents disruption of signals on the B Port due to both switches temporarily being enabled during select pin

switching. The device is specified to operate over the 1.65 to 5.5V VCC operating range. The control input tolerates voltages up to 5.5V, independent of the VCC operating range.

8.14.2 Features

- Useful in both analog and digital applications
- Space-saving, SC70 6-lead surface mount package
- Ultra-small, MicroPak™ Pb-free leadless package
- Low On Resistance: <10Ω on typical at 3.3V VCC
- Broad VCC operating range: 1.65V to 5.5V
- Rail-to-rail signal handling
- Power-down, high-impedance control input
- Over-voltage tolerance of control input to 7.0V
- Break-before-make enable circuitry
- 250 MHz, 3dB bandwidth

8.14.3 Absolute Maximum Ratings

Symbol	Parameter	Rating
V_{CC}	Supply Voltage	–0.5V to +7.0V
V_S	DC Switch Voltage(1)	–0.5V to V_{CC} +0.5V
V_{IN}	DC Input Voltage(1)	–0.5V to +7.0V
I_{IK}	DC Input Diode Current at V_{IN} < 0V	–50mA
I_{OUT}	DC Output Current	128mA
I_{CC}/I_{GND}	DC V_{CC} or Ground Current	±100mA
T_{STG}	Storage Temperature Range	–65°C to +150°C
T_J	Junction Temperature Under Bias	150°C
T_L	Junction Lead Temperature (Soldering, 10 seconds)	260°C
P_D	Power Dissipation at +85°C	180mW
ESD	Electrostatic Discharge, Human Body Model	4000V

Note:

1. The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

8.14.4 Pinning



Pin Names	Description
A, B_0, B_1	Data Ports
S	Control Input

8.15 TSH343

8.15.1 General Description

The TSH343 is a triple single-supply video buffer featuring an internal gain of 6dB and a large bandwidth of 280MHz. The main advantage of this circuit is that its input DC level shifter allows for video signals on 75Ω video lines without damage to the synchronization tip of the video signal, while using a single 5V power supply with no input capacitor. The DC level shifter is internally fixed and optimized to keep the output video signals between low and high output rails in the best position for the greatest linearity. Chapter 4 of this datasheet gives technical support when using the TSH343 as Y-Pb-Pr driver for video DAC output on a video line (see TSH344 for RGB signals). The TSH343 is available in the compact SO8 plastic package for optimum space-saving.

8.15.2 Features

- Bandwidth: 280MHz
- 5V single-supply operation
- Internal input DC level shifter
- No input capacitor required
- Internal gain of 6dB for a matching between 3 channels
- AC or DC output-coupled
- Very low harmonic distortion
- Slew rate: 780V/µs
- Specified for 150Ω and 100Ω loads
- Tested on 5V power supply
- Data min. and max. are tested during production

8.15.3 Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage (1)	6	V
V_{in}	Input Voltage Range (2)	0 to +1.4	V
T_{oper}	Operating Free Air Temperature Range	-40 to +85	°C
T_{std}	Storage Temperature	-65 to +150	°C
T_j	Maximum Junction Temperature	150	°C
R_{thjc}	SO8 Thermal Resistance Junction to Case	28	°C/W
R_{thja}	SO8 Thermal Resistance Junction to Ambient Area	157	°C/W
$P_{max.}$	Maximum Power Dissipation (@Ta=25°C) for Tj=150°C	800	mW
ESD	CDM: Charged Device Model HBM: Human Body Model MM: Machine Model	2 1.5 200	kV kV V

1. All voltage values, except differential voltage, are with respect to network terminal.
2. The magnitude of input and output voltage must never exceed V_{CC} +0.3V.

8.15.4 Pinning



8.16 MT48LC4M16A2TG8E

8.16.1 General Description

The 64Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 67,108,864 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4's 16,777,216-bit banks is organized as 4,096 rows by 1,024 columns by 4 bits. Each of the x8's 16,777,216-bit banks is organized as 4,096 rows by 512 columns by 8 bits. Each of the x16's 16,777,216-bit banks is organized as 4,096 rows by 256 columns by 16 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then ollowed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A11 select the row).

8.16.2 Features

- PC66-, PC100- and PC133-compliant
- 143 MHz, graphical 4 Meg x 16 option
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8 or full page
- Auto Precharge, includes CONCURRENT AUTO PRECHARGE, and AutO Refresh Modes
- Self Refresh Modes: standard and low power
- 64ms, 4,096-cycle refresh
- LVTTL-compatible inputs and outputs
- Single +3.3V ±0.3V power supply

8.16.3 Absolute Maximum Ratings

Voltage on V_{DD}, $V_{DD}Q$ Supply
Relative to Vss ..... -1V to +4.6V
Voltage on Inputs, NC or I/O Pins
Relative to Vss ..... -1V to +4.6V
Operating Temperature,
T_A (commercial) ..... 0°C to +70°C
Operating Temperature,
T_A (industrial) ..... -40°C to +85°C
Storage Temperature (plastic) ..... -55°C to +150°C
Power Dissipation 1W

8.16.4 Pinning

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
38	CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
37	CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in any bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
19	CS#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
16, 17, 18	WE#, CAS#, RAS#	Input	Command Inputs: WE#, CAS# and RAS# (along with CS#) define the command being entered.
39	x4, x8: DQM	Input	Input/Output Mask: DQM is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked when DQM is sampled HIGH during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when DQM is sampled HIGH during a READ cycle. On the x4 and x8, DQML (Pin 15) is a NC and DQMH is DQM. On the x16, DQML corresponds to DQ0-DQ7 and DQMH corresponds to DQ8-DQ15. DQML and DQMH are considered same state when referenced as DQM.
15, 39	x16: DQML, DQMH		
20, 21	BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.
23-26, 29-34, 22, 35	A0-A11	Input	Address Inputs: A0-A11 are sampled during the ACTIVE command (row-address A0-A11) and READ/WRITE command (column-address A0-A9 [x4]; A0-A8 [x8]; A0-A7 [x16]; with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53	DQ0-DQ15	x16: I/O	Data Input/Output: Data bus for x16 (4, 7, 10, 13, 42, 45, 48, 51 are NCs for x8; and 2, 4, 7, 8, 10, 13, 42, 45, 47, 48, 51, 53 are NCs for x4).
2, 5, 8, 11, 44, 47, 50, 53	DQ0-DQ7	x8: I/O	Data Input/Output: Data bus for x8 (2, 8, 47, 53 are NCs for x4).
5, 11, 44, 50	DQ0-DQ3	x4: I/O	Data Input/Output: Data bus for x4.
36, 40	NC	–	No Connect: These pins should be left unconnected.
3, 9, 43, 49	VccQ	Supply	DQ Power: Isolated DQ power on the die for improved noise immunity.
6, 12, 46, 52	VssQ	Supply	DQ Ground: Isolated DQ ground on the die for improved noise immunity.
1, 14, 27	Vcc	Supply	Power Supply: +3.3V ±0.3V.
28, 41, 54	Vss	Supply	Ground.

8.17 MP1583

8.17.1 General Description

The MP1583 is a step-down regulator with a built in internal Power MOSFET. It achieves 3A continuous output current over a wide input supply range with excellent load and line regulation.
Current mode operation provides fast transient response and eases loop stabilization. Fault condition protection includes cycle-by-cycle current limiting and thermal shutdown.
Adjustable soft-start reduces the stress on the input source at turn-on. In shutdown mode the regulator draws 20μA of supply current.
The MP1583 requires a minimum number of readily available external components to complete a 3A step down DC to DC converter solution.

8.17.2 Features

- 3A Output Current
- Programmable Soft-Start
- 100mΩ Internal Power MOSFET Switch
- Stable with Low ESR Output Ceramic Capacitors
- Up to 95% Efficiency
- 20μA Shutdown Mode
- Fixed 385KHz frequency
- Thermal Shutdown
- Cycle-by-Cycle Over Current Protection
- Wide 4.75 to 23V operating Input Range
- Output Adjustable From 1.22 to 21V
- Under Voltage Lockout
- Available in 8 pin SOIC Package
- 3A Evaluation Board Available

8.17.3 Absolute Maximum Ratings

Supply Voltage V_{IN}	-0.3V to 28V
Switch Voltage V_{SW}	-1V to V_{IN}+0.3V
Boost Voltage V_{BS}	V_{SW}-0.3V to V_{SW}+6V
All Other Pins	-0.3V to 6V
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature	-65°C to 150°C

8.17.4 Pinning

#	Name	Description
1	BS	High-Side Gate Drive Boost Input. BS supplies the drive for the high-side n-channel MOSFET switch. Connect a 4.7nF or greater capacitor from SW to BS to power the high side switch.
2	IN	Power Input. IN supplies the power to the IC, as well as the step-down converter switches. Drive IN with a 4.75V to 23V power source. Bypass IN to GND with a suitably large capacitor to eliminate noise on the input to the IC. See *Input Capacitor*
3	SW	Power Switching Output. SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load. Note that a capacitor is required from SW to BS to power the high-side switch.
4	GND	Ground. (Note: Connect the exposed pad on backside to Pin 4).
5	FB	Feedback Input. FB senses the output voltage to regulate that voltage. Drive FB with a resistive voltage divider from the output voltage. The feedback threshold is 1.222V. See *Setting the Output Voltage*
6	COMP	Compensation Node. COMP is used to compensate the regulation control loop. Connect a series RC network from COMP to GND to compensate the regulation control loop. In some cases, an additional capacitor from COMP to GND is required. See *Compensation*
7	EN	Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn on the regulator, drive it low to turn it off. For automatic startup, leave EN unconnected.
8	SS	Soft Start Control Input. SS controls the soft start period. Connect a capacitor from SS to GND to set the soft-start period. A 0.1µF capacitor sets the soft-start period to 10ms. To disable the soft-start feature, leave SS unconnected.

8.18 MP2112

8.18.1 General Description

The MP2112 is a 1MHz constant frequency, current mode, PWM step-down converter. The device integrates a main switch and a synchronous rectifier for high efficiency without an external Schottky diode. It is ideal for powering portable equipment that powered by a single cell Lithium-Ion (Li+) battery. The MP2112 can supply 1A of load current from a 2.5V to 6V input voltage. The output voltage can be regulated as low as 0.6V. The MP2112 can also run at 100% duty cycle for low dropout applications.
The MP2112 is available in a space-saving 6-pin QFN package.

8.18.2 Features

- High Efficiency: Up to 95%
- 1MHz Constant Switching Frequency
- 1A Available Load Current
- 2.5V to 6V Input Voltage Range
- Output Voltage as Low as 0.6V
- 100% Duty Cycle in Dropout
- Current Mode Control
- Short Circuit Protection
- Thermal Fault Protection
- <0.1µA Shutdown Current
- Space Saving 3mm x 3mm QFN6 Package

8.18.3 Absolute Maximum Ratings

V_{IN} to GND ..... –0.3V to +6.5V
V_{SW} to GND..... –0.3V to V_{IN} +0.3V
V_{FB}, V_{EN} to GND..... –0.3V to +6.5V
Junction Temperature.....+150°C
Lead Temperature .....+260°C
Storage Temperature .....–65°C to +150°C

8.18.4 Pinning

Pin #	Name	Description
1	FB	Feedback Input. Connect FB to the center point of the external resistor divider. The feedback threshold voltage is 0.6V.
2	GND	Ground.
3	SW	Power Switch Output. Inductor connection to drains of the internal PFET and NFET switches.
4	VINB	Supply Input-Power.
5	VINA	Supply Input-Analog.
6	EN	Enable Input.

8.19 MAX809LTR

8.19.1 General Description

The MAX809 and MAX810 are cost-effective system supervisor circuits designed to monitor VCC in digital systems and provide a reset signal to the host processor when necessary. No external components are required. The reset output is driven active within ~200msec of VCC falling through the reset voltage threshold. Reset is maintained active for a timeout period which is trimmed by the factory after VCC rises above the reset threshold. The MAX810 has an active-high RESET output while the MAX809 has an active-low RESET output. Both devices are available in SOT-23 and SC-70 packages. The MAX809/810 are optimized to reject fast transient glitches on the VCC line. Low supply current of 0.5 A (VCC = 3.2 V) makes these devices suitable for battery powered applications.

8.19.2 Features

- Precision VCC Monitor for 1.5 V, 2.5 V, 3.0 V, 3.3 V, and 5.0 V Supplies
- Precision Monitoring Voltages from 1.2 V to 4.9 V Available in 100 mV Steps
- Four Guaranteed Minimum Power-On Reset Pulse Width Available (1 ms, 20 ms, 100 ms, and 140 ms)
- RESET Output Guaranteed to VCC = 1.0 V.
- Low Supply Current
- Compatible with Hot Plug Applications
- VCC Transient Immunity
- No External Components
- Wide Operating Temperature: -40°C to 105°C
- Pb-Free Packages are Available

8.19.3 Absolute Maximum Ratings

Rating		Symbol	Value	Unit
Power Supply Voltage (V_{CC} to GND)		V_{CC}	-0.3 to 6.0	V
RESET Output Voltage (CMOS)			-0.3 to (V_{CC} + 0.3)	V
Input Current, V_{CC}			20	mA
Output Current, $\overline{RESET}$			20	mA
dV/dt (V_{CC})			100	V/µsec
Thermal Resistance, Junction-to-Air (Note 1)	SOT-23 SC-70	$R_{\theta JA}$	301 314	°C/W
Operating Junction Temperature Range		T_J	-40 to +105	°C
Storage Temperature Range		T_{stg}	-65 to +150	°C
Lead Temperature (Soldering, 10 Seconds)		T_{sol}	+260	°C
ESD Protection Human Body Model (HBM): Following Specification JESD22-A114 Machine Model (MM): Following Specification JESD22-A115			 2000 200	V
Latchup Current Maximum Rating: Following Specification JESD78 Class II Positive Negative		$I_{Latchup}$	 200 200	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This based on a 35x35x1.6mm FR4 PCB with 10mm^2 of 1 oz copper traces under natural convention conditions and a single component characterization.
2. The maximum package power dissipation limit must not be exceeded.

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}} \quad \text{with } T_{J(max)} = 150°C$$

8.19.4 Pinning



Pin No.	Symbol	Description
1	GND	Ground
2	$\overline{RESET}$ (MAX809)	$\overline{RESET}$ output remains low while V_{CC} is below the reset voltage threshold, and for a reset timeout period after V_{CC} rises above reset threshold
2	RESET (MAX810)	RESET output remains high while V_{CC} is below the reset voltage threshold, and for a reset timeout period after V_{CC} rises above reset threshold
3	V_{CC}	Supply Voltage (Typ)

Safety Precautions:

1. Be sure to ask an authorized service personnel to carry out setup.
2. Thoroughly read this instruction before setup and follow the steps below precisely.
3. The wall to be mounted should be made from solid materials. Only use accessories supplied by the manufacturer.
4. Very carefully handle the unit during setup. We are not liable for any damage or injury caused by mishandling or improper installation.
5. Be sure to place the unit on a stable and soft platform which is strong enough to support the unit.
6. Do not uplift the speaker when moving the display. The appearance of the unit may different from the actual ones.
7. Design and specifications are subject to change without notice.
8. Retain these instructions for future reference.

Note: All the wall mounting parts are optional and may be unavailable in your model.

Below we will show you how to mount the Display on the wall using our company's wall mounting components.

NO	DESCRIPTION	QTY	VESTEL CODE
1	DÜBEL	5	
2	WALL	1	
3	HANGER_WALL_MB25_75X75	1	20389583
4	SCREW C ZN YSMB 4*30	5	35010565
5	TFT 22880 MB 25	1	
6	HANGER LCD 3007/08 (I)	4	20146894
7	SCREW C ZN YHDB M4x10	4	35006737







19 BLOCK DIAGRAMS

19.1 General Block Diagram

I2C_5V
I2C_TUN_DVB
RF_AGC_DVB
74HCT4053 I2C & AGC SWITCH
RF_AGC_A
I2C
RF AGC
DIGITAL IF
THOMSON DTT75430 LG TDTC-GXX1D
ANALOG IF
DVB-T COFDM DEMOD. STV0362
DVB-C QAM DEMOD. STV0297
TS_T
TS_C
FSA3157 IF AGC SWITCH
IF AGC
IF AGC_C
IF AGC_T
This Block does not exist, unless PCB has enough space
TS_CI
MPEG4 DECODER STi7101
RJ45
ETHERNET PHY STE101P
2xFLASH NOR 64Mbit (common) NAND 2Gbit (w/ethernet)
4xDDR1 16Mx16
BUFFERS 74LCX244
CI_BUFFERS
TS_CI
USB HUB USB2503
YPbPr
SPDIF
UART
14.3181MHz XTAL
RESET IC MAX809LTR
EEPROM 24C32
1MB Serial Flash
2MB SD RAM
SCL/SDA2
LVDS CONNECTOR
PANEL SUPPLY
PANEL VCC SW
PANEL_VCC
StBy M TV/AV +P -P +V -V
USB
USB
SAW K9656M
SAW K3958M
I2C LEVEL SHIFTER CIRCUIT
SCL/SDA
I2C_5V
I2C
VIF_TUNER
SIF_TUNER
PANEL_VCC_ON/OFF
KEYBOARD
I/O PORTS
MST6Wx7
I/O PORTS
LED1
LED2
DDC_WP
PANEL_VCC_ON/OFF
POWER ON/OFF
SCART1 PIN8
MPEG DECODER IRQ
PROTECTION
NVM_WP
USB
SCART
SC1 CVBS
SC1 RGB/FB
SC1 AUD_IN
SC1_CVBS_OUT
SC1_AUD_OUT
+3V3_STBY
+1V2_STBY
+2V6
+3V3
+12V
ON/OFF
TRANSISTOR SWITCH
I2C2/UART
HDMI1
HDMI2
MAIN SPEAKER OUT L/R
AUDIO AMP. PT2333 or MP1720 2 x 2.5W
Main Speaker 4R
HP OUT L/R
+5V
HP AMPLIFIER TDA1308T
DETACHED HP MUTE
POP NOISE CIRCUIT
DDC
TMDS DATA/CLK
EDID E2PROM 24C02
HDMI_1
HDMI1 TMDS DATA/CLOCK 2
HDMI_2
Y/C
CVBS
AUDIO L/R
SVHS
FAV_Video/Audio
YPbPr
VGA/YPbPr AUDIO L/R
LINE OUT L/R
LINE OUT
DDC
PI5V330 RGB Switch
IDTV/YPbPr_SW
IDTV_YPbPr/SOY
YPbPr
VGA
DVD Y/C_IN
DVD AUDIO_IN
DVD_SENSE
DVD Connector
IR
IR ON/OFF
DVD Power Connector
+12V
BACKLIGHT_ON/OFF
BACKLIGHT_DIMMING
POWER_ON/OFF
+24V
+12V
+5V_STBY
+5V
+3V3_STBY
+3V3
POWER MODULE

4 Layer PCB

VESTEL ELECTRONICS R&D GROUP
17MB37 BLOCK DIAGRAM
DATE:03.03.2009
DRAWN BY: SADIK ŞEHİT

LG

TU102 TDTC-G101D

AIF 12 ANALOG_IF
DIF1 11 TUNER_PIN11
DIF2 10 TUNER_PIN10
IF_AGC 9 IF_AGC_DVB_IN
AS 8 ADDRESS_SEL_TUNER
NC 7
B2 6 5V_TUN
SDA 5 SDA_TUNER
SCL 4 SCL_TUNER
RF_AGC 3 RF_AGC
B1 2 33V_TUNER
ANT_PWR 1 ACT_ANT

Samsung/Thomson

TU101 DTOS403LH172A

IFOUT- 11
IFOUT+ 10 TUNER_PIN10
VT 9 33V_TUNER
IF_AGC 8 IF_AGC_DVB_IN
+5V 7 5V_TUN
AIF_OUT 6 S308 ANALOG_IF
SDA 5 SDA_TUNER
SCL 4 SCL_TUNER
SAS 3 ADDRESS_SEL_TUNER S104
RF_AGC 2 RF_AGC
BA 1 ACT_ANT

TUNER_PIN11 L116 1u C626 47p 50V
TUNER_PIN11 C913 1n 50V DIGITAL_IF-
C1029 2p2 50V
TUNER_PIN10 C914 1n 50V DIGITAL_IF+

ACT_ANT TP151

ACTIVE ANTENNA

5V_TUN R482 4R7 2R1 TH101
OVER_CUR_DETECT R502 10k 330R F234
R501 10k
5V_TUN
R622 1k
Q102 FDN336P
BC848B Q115
R503 10k ANT_CTRL
C359 10u 10V
R504 10k

D121 1N4148
RF_AGC_A R111 12k T_AGC
C448 47u 16V N.C.
IF_AGC_DVB_IN R505 10k IF_AGC_DVB
10V 100n C136

This part must be placed near the tuner

SCL_TUNER R126 47R SCL_TUN
C586 47p 50V
SDA_TUNER R127 47R SDA_TUN
C587 47p 50V

TUNER SUPPLY OPSION

8V_VCC F116 330R
C600 47u 16V
U123 LM1117 IN OUT GND VOUT
R408 1k 330R
C360 10u 10V
C134 100n 10V
C1158 220u 6V3
5V_TUN
R460 330R S105
Near Tuner supply pin

!!!En az 1.8 cm2 altta ve üstte soðutma alaný býrakýlmalý. 1K

AGC AND I2C SWITCH PART

33V_TUNER C532 1u 50V
R624 1k
F159 330R 5V_TUN
5V_VCC
C128 100n 10V
U115 74HCT4053
SCL_TUN_DVB 1 2Y1
SCL 2 2Y0
RF_AGC_DVB 3 3Y1
3Z 4
RF_AGC_A 5 3Y0
E 6
VEE 7
GND 8
VCC 16
2Z 15
1Z 14
1Y1 13
1Y0 12
S1 11
S2 10
S3 9
SCL_TUN
SDA_TUN
SDA_TUN_DVB
SDA
R254 4k7 5V_VCC
RF_AGC
10V 100n C137 NEAR THE TUNER
Q116 BC848B
R595 22K IDTV_SW

OPTIONAL COIL

5V_TUN R1300 220R C520 47u 16V
R38 220R
R252 4k7
C135 100n 10V
R483 1k2
1u L101 1u L114
680R R735
R125 47R
ANALOG_IF L111 1u C545 10n 16V R680 56R
Q144 BF799
R623 1k
R384 10R

5V_TUN R473 6k8 R231 3k3
C546 10n 16V
BA782 D145
Z101 IN1 OUT1 K9656M IN2 OUT2 GND
SIFP
SIFM
R474 6k8
5V_TUN
22k R594
SIF_CTL
R209 100k
Q140 BSN20
R210 100K N.C.
C547 10n 16V
Z102 IN1 OUT1 K3958M IN2 OUT2 GND
L104 2u2 N.C.
VIFM
VIFP

WARNING!!! Saw filter outputs must be close the chip

V-1 e gecerken yapilan updateler

Video SAW filitre cikislari caprazlandý

C467 10u 10V
C132 100n 10V
C611 220u 6V3
C636 220n 10V
C597 220p 50V
C620 100p 50V
WARNING!!! This part must be close to chip
3V3_STBY F187 330R
C363 10u 10V
C131 100n 10V
U138 MST6WB7GQ-3
AVDD_MPLL 62
VR27 63 4
VR12 64
AVDD_RXS 65
GND_RXS 66
SIFP 67
SIFM 68
VIFM 69
VIFP 70
GND_RXV 71
AVDD_RXV 72
TAGC 73
3V3_VCC F184 330R
C364 10u 10V
C130 100n 10V
C361 10u 10V
C129 100n 10V
3V3_VCC F185 330R
5V_TUN F186 330R
C510 100n 10V
4k7 R253
T_AGC
WARNING!!! This part must be close to chip

VESTEL	PROJECT NAME : 17mb37	A3
SCH NAME :ANALOG IF	SHEET:1 OF:18	
DRAWN BY :SADIK SEHIT	14-10-2009_09:09	


SCART1
SC101
SCART LT1
SC1_CVBS_IN
SC1_CVBS_OUT
SC1_FB
SC1_R
SC1_G
SC1_B
SC1_PIN8
SC1_AUD_L_IN
SC1_AUD_L_OUT
SC1_AUD_R_IN
SC1_AUD_R_OUT
PROG_EN
TX/SDA_SC
RX/SCL_SC
S-VIDEO IN
S_VIDEO_C_IN
S_VIDEO_Y_IN
SPDIF OUTPUT INTERFACE
SPDIF_OUT_COAXIAL
SPDIF_OUT
IPOD INTERFACE
POP_MUTE
AMP_MUTE
IPOD_Y_IN
IPOD_C_IN
IPOD_R
IPOD_L
MAIN_R
MAIN_L
IPOD_GPIO2
IPOD_GPIO1
IPOD_GPIO3
IR_IN
RX/SCL
TX/SDA
12V_IPOD
DVD CONNECTION
DVD_SENSE
DVD_C_IN
DVD_Y_IN
DVD_IR
DVD_AUD_R_IN
DVD_AUD_L_IN
DVD_SPDIF
VGA CONNECTOR
VGA_DDC_5V
VGA_VSNC
VGA_HSNC
VGA_B
VGA_G
VGA_R
VGA INPUT
YPBPR INPUT
RCA_PR
RCA_PB
RCA_Y
SIDE AV INPUT
SAV_AUD_R_IN
SAV_AUD_L_IN
SAV_CVBS
AUDIO LINE OUT
LINE_R_OUT
LINE_L_OUT
COAXIAL SPDIF OUTPUT
YPBPR/PC LINE INPUT
YPBPR_AUD_R_IN
YPBPR_AUD_L_IN
U194
PI5V330
CN141
CN118
CN143
U112
ST24LC21
JK102
JK101
JK104
JK106
JK111
VESTEL
PROJECT NAME : 17mb37
A3
SCH NAME :A/V INTERFACE
SHEET:2 OF:18
DRAWN BY :SADIK SEHIT
14-10-2009_09:10

VIDEO TERMINATIONS AND DIFFERENTIAL TRACING
Place 75R termination resistors
close to Paulo reference GNDs

SW_C_IN — R651 75R — R143 47R — C432 16V 47n — C0
SW_Y_IN — R650 75R — R142 47R — C434 47n 16V — Y0
S_VIDEO_C_IN — R653 75R — R145 47R — C423 16V 47n — C1
S_VIDEO_Y_IN — R652 75R — R144 47R — C422 47n 16V — Y1
SC1_CVBS_IN — R654 75R — R146 47R — C424 47n 16V — CVBS1
R773 470R — C612 1n — SOGIN0
SAV_CVBS — R649 75R — R141 47R — C433 50V 47n 16V — CVBS2
DVB_CVBS — R664 75R — R140 47R — C435 47n 16V — CVBS3
SC1_B — R665 75R — R137 47R — C421 47n 16V — BIN0P
SC1_G — R667 75R — R138 47R — C418 47n 16V — GIN0P
SC1_R — R666 75R — R139 47R — C417 47n 16V — RIN0P
SW_PB — R656 75R — R149 47R — C428 47n 16V — BIN2P
SW_Y — R648 47R — C426 47n 16V — GIN2P
R657 75R — R403 470R — C490 1n 50V — SOGIN2
SW_PR — R655 75R — R147 47R — C427 47n 16V — RIN2P
VGA_B — R659 75R — R829 47R — C429 47n 16V — BIN1P
VGA_G — R831 47R — C431 47n 16V — GIN1P
R658 75R — R404 470R — C491 1n 50V — SOGIN1
VGA_R — R660 75R — R830 47R — C430 47n 16V — RIN1P

U138
MST6WB7GQ-3

VGA_HSNC	17	HSYNC1	AVDD_AU_1	74	AVDD_AU (C148 100n 10V, 10V 10u)
VGA_VSNC	18	VSYNC1	GND5	75	
C152 100n 10V	19	VCLAMP	AUVRM	76	(10V 10u C369)
C151 100n 10V	20	REFP	AUVRP	77	(C368)
C150 100n 10V	21	REFM	AUVAG	78	(C659 100n 16V)
BIN1P	22	BIN1P	AVDD_AU_2	79	AVDD_AU
SOGIN1	23	SOGIN1	LINE_IN_0L	80	LINE_IN_0L
GIN1P	24	GIN1P	LINE_IN_0R	81	LINE_IN_0R
RIN1P	25	RIN1P	LINE_IN_1L	82	LINE_IN_1L
R133 47R — C420 47n 16V	26	BIN0M	LINE_IN_1R	83	LINE_IN_1R
BIN0P	27	BIN0P	AUCOM	84	C149 — S106
R134 47R — C419 47n 16V	28	GIN0M	LINE_IN_2L	85	100n 10V — LINE_IN_2L
GIN0P	29	GIN0P	LINE_IN_2R	86	LINE_IN_2R
SOGIN0	30	SOGIN0	LINE_IN_3L	87	LINE_IN_3L
RIN0P	31	RIN0P	LINE_IN_3R	88	LINE_IN_3R
AVDD_33	32	AVDD_33_3	LINE_IN_MONO	89	R686 33k
C143 100n 10V	33	GND3	LINE_OUT_3L	90	DSP_CH2_L
	34	HSYNC0	LINE_OUT_3R	91	DSP_CH2_R
SC1_FB	35	VSYNC0	LINE_OUT_2L	92	DSP_CH4_L
R687 33k	36	VSYNC2	LINE_OUT_2R	93	DSP_CH4_R
BIN2P	37	BIN2P	LINE_OUT_1L	94	DSP_CH1_L
SOGIN2	38	SOGIN2	LINE_OUT_1R	95	DSP_CH1_R
GIN2P	39	GIN2P	LINE_OUT_0L	96	DSP_CH3_L
RIN2P	40	RIN2P	LINE_OUT_0R	97	DSP_CH3_R
C1	41	C1			
Y1	42	Y1			
C0	43	C0			
Y0	44	Y0			
CVBS3	45	CVBS3			
CVBS2	46	CVBS2			
CVBS1	47	CVBS1			
C425 47n	48	VCOM1			
R859 10k	49	CVBS0			
C416 47n	50	VCOM0			
AVDD_33	51	AVDD_33_4			
C144 100n 10V	52	CVBSOUT1			
	53	CVBSOUT0			
	54	GND4			

CVBS0_OUT — R351 100R

AVDD_AU DECOUPLING CAPACITORS
Pin79: AVDD_AU — C142 100n 10V
Pin74: C145 100n 10V — F120 330R — 3V3_VCC

SCART VIDEO OUTPUT AMPLIFIERS

5V_VCC — F119 330R
C666 1u 16V
R402 470R, R674 39k
Q146 BC858B
Q119 BC848B — C378 10u 10V — CVBS0_OUT
SC1_CVBS_OUT — R646 75R — R620 300R
R777 75R, 100R R221, R467 15k
GAIN_SW1 — R753 4k7 — Q154 2N7002

AUDIO INPUT VOLTAGE DIVISION AND DC BLOCK
Place close to Paulo

LINE_IN_0L — C656 100n 16V — R513 10k — R607 22k — SC1_AUD_L_IN
LINE_IN_0R — C655 100n 16V — R514 10k — C493 1n 50V — R606 22k — SC1_AUD_R_IN
LINE_IN_1L — C645 100n 16V — R515 10k — C492 1n 50V — R605 22k — SW_L_IN
LINE_IN_1R — C644 100n 16V — R516 10k — C495 1n 50V — R603 22k — SW_R_IN
LINE_IN_2L — C642 100n 16V — R517 10k — C494 1n 50V — R601 22k — YPBPR_AUD_L_IN
LINE_IN_2R — C643 100n 16V — R518 10k — C497 1n 50V — R600 22k — YPBPR_AUD_R_IN
LINE_IN_3L — C660 100n 16V — R519 10k — C496 1n 50V — R599 22k — SAV_AUD_L_IN
LINE_IN_3R — C661 100n 16V — R520 10k — C498 1n 50V — R598 22k — SAV_AUD_R_IN
C499 1n 50V

AUDIO PREAMPLIFIERS
Place close to Paulo

SC1_AUD_R_OUT — 10V 10u C375 — C121 220p 50V — R692 33k — R678 82k
SC_1_R — C649 100n 16V — R739 20k
C631 100n 16V — F217 600R — 8V_VCC
R691 33k — 10V 10u C374 — SC1_AUD_L_OUT
C120 220p 50V — R677 82k
R738 20k — C650 100n 16V — SC1_L
U118 TL062 (OUT1, VDD, IN1-, OUT2, IN1+, IN2-, V+, VSS, IN2+, V+)

R689 33k — R690 33k
LINE_R_OUT — 10V 10u C372 — R155 47R
8V_VCC — F219 600R — C630 100n 16V
50V 220p — C119 R676 82k
POP_MUTE — R522 10k — Q121 BC848B — R751 3k3
LINE_OUT_R — C662 100n 16V — R737 20k
R153 47R — 10V 10u C371 — LINE_L_OUT
50V 220p — C118 R675 82k
Q120 BC848B — R521 10k — POP_MUTE; 3k3 R750
R736 20k — C663 100n 16V — LINE_OUT_L
U117 TL062 (OUT1, VDD, IN1-, OUT2, IN1+, IN2-, V+, VSS, IN2+, V+)

V+ — C646 100n 16V — C586 10u 10V — 33k R684 — 33k R685 — 8V_VCC

DVB/YPBPR SWITCH

C443 27p 50V — DVB_PR — R661 75R
DVB/YPBPR_SW — R627 1k
RCA_PR
SW_PR
DVB_Y — C444 27p 50V — R662 75R
RCA_Y
SW_Y
U129 PI5V330 (IN, S1A, S2A, DA, S1B, S2B, DB, GND, VCC, EN, S1D, S2D, DD, S1C, S2C, DC)
10V 100n — C147 10u — C1006 — 10V
D167 C5V1 — F151 330R — 5V_VCC — C445 27p — DVB_PB — R663 75R
RCA_PB
SW_PB

DSP_CH2_L — R228 100R — C555 10n 16V — R419 22k — HP_L
DSP_CH2_R — R229 100R — C554 10n 16V — R420 22k — HP_R
DSP_CH4_L — R224 100R — C550 10n 16V — R415 22k — LINE_OUT_L

DSP_CH1_L — R227 100R — C553 10n 16V — R418 22k — MAIN_L
DSP_CH1_R — R226 100R — C552 10n 16V — R417 22k — MAIN_R
DSP_CH3_L — R223 100R — C549 10n 16V — R414 22k — SC1_L
DSP_CH3_R — R222 100R — C548 10n 16V — R413 22k — SC_1_R

Place close to Paulo
DSP_CH4_R — R225 100R — C551 10n 16V — R416 22k — LINE_OUT_R

AUDIO OUTPUT FILTERS

VESTEL	PROJECT NAME : 17mb37		A3
SCH NAME :<DRAWING NAME HERE>		SHEET: 3 OF: 18	
DRAWN BY :<YOUR NAME HERE>		14-10-2009 09:10	













VESTEL	PROJECT NAME : 17mb37	A3
SCH NAME :HDMI&USB	SHEET:4 OF:18	
DRAWN BY :SADIK SEHIT	14-10-2009_09:10	

LED&VFD

CN106 1 2 3 4 5 6 7 8 9 10
5V_STBY
D130 C5V6 R552 10k 3V3_STBY
F228 600R VFD_CSB
D149 C5V6 R527 10k 3V3_STBY
F229 600R F230 600R VFD_CLK_STBY VFD_DATA_STBY
CN119 1 2 3 4 5
S119 3V3_STBY
S118 5V_STBY
R526 10k 3V3_STBY
D148 C5V6
F225 600R IR_IN
C608 27p 50V
220R R43
R421 10k Q130 BC848B 10k R528
Q148 BC858B
Q149 BC858B
10K R531
Q131 BC848B R422 10k
LED2 LED1
220R R382 220R R381
3V3_STBY S117
5V_STBY S125

3V3_STBY 4k7 R265 STBY_ON/OFF
STBY_ON/OFF_NOT R608 22k Q125 BC848B

KEYBOARD & TOUCHPAD

VDDP C175 100n 10V C177 100n 10V C176 100n 10V PIN108 PIN272 PIN226
VDDC C178 100n 10V PIN110
MECH_ONBOARD KEYBOARD_ONBOARD
C598 220p 50V D150 C5V6 D152 C5V6
C174 100n 10V
R167 47R F188 600R KEYBOARD_STBY
MECH_SWITCH F231 600R
F280 3V3_STBY
C1037 4u7 TP383 TK_SUPPLY
C1036 100n VFD_CLK_STBY VFD_DATA_STBY
CN114 1 2 3 4
CN130 1 2 3 4 5 6

DVD_IR
BC848B Q178
IR_IN R1269 4k7 3V3_VCC
R1330 47k S299 N.C. R1268 4k7
DVD_IR_ON/OFF

CN142
MECH_ONBOARD 1 2 KEYBOARD_ONBOARD
3 4 TK_SUPPLY

U138 MST6WB7GQ-3

LED1	55	GPIOL[0]	
LED2	56	GPIOL[1]	
	57	GPIOL[2]	
SIF_CTL	58	GPIOL[3]	
STBY_ON/OFF_NOT	59	GPIOL[4]	
	60	XOUT	
	61	XIN	
	98	GPIOD[0]	
PROG_EN	99	GPIOD[1]	
	100	GPIOD[2]	
DVB_RESET	101	GPIOD[3]	
	102	GPIOD[4]	
	103	GPIOD[5]	
GAIN_SW1	104	GPIOD[6]	
DVB/YPBPR_SW	105	GPIOD[7]	
	106	GPIOD[8]	
DVB_IRQ	107	GPIOD[9]	
VDDP	108	VDDP1	
	109	GND6	
VDDC	110	VDDC1	
IDTV_SW	111	GPIOD[10]	
PROTECT	112	GPIOD[11]	
NVM_WP	113	GPIOD[12]	
VFD_CLK_STBY	114	GPIOD[13]	
DVD_IR_ON/OFF	115	GPIOD[14]	
HDMI_WP2	116	GPIOD[15]	
HDMI_WP1	117	GPIOD[16]	
VFD_DATA_STBY	118	GPIOD[17]	
	149	GPIOR[0]	
HDMIB_5V	150	GPIOR[1]	
HDMIA_5V	151	GPIOR[2]	
PROTECT_PANEL	152	GPIOR[3]	
ANT_CTRL	153	GPIOR[4]	
VFD_CSB	154	GPIOR[5]	
DVD_IPOD_SW	155	GPIOR[6]	
IPOD_GPIO3	156	GPIOR[7]	
	157	GPIOR[8]	
IPOD_GPIO2	158	GPIOR[9]	
	159	GPIOR[10]	

	204	SAR0	
	205	SAR1	
	206	SAR2	
DVD_SENSE	207	SAR3	OVER_CUR_DETECT
For Internal CPU Selection	208	PWM0	BACKLIGHT_DIM
For Internal CPU Selection	209	PWM1	3V3_STBY
SDA	210	DDCR_SDA	
SCL	211	DDCR_SCL	
TX/SDA	212	DDCA_SDA	
RX/SCL	213	DDCA_SCL	
	214	INT	
IR_IN	215	IRIN	
SW_UPDATE_SELECT	221	GPIOB[0]	
	222	GPIOB[1]	
IPOD_GPIO1	223	PWM2	
AMP_MUTE	224	PWM3	
	225	GND14	
VDDP	226	VDDP4	
OPTION2	227	GPIOT[0]	
	228	GPIOT[1]	
DVB_RXD	229	GPIOT[2]	
DVB_TXD	230	GPIOT[3]	
	243	HWRESET	
VDDP	272	VDDP7	
	273	GND17	
HP_DETECT	274	GPIOE[3]	
	275	GPIOE[2]	
3V3_STBY	276	GPIOE[1]	SDA_NVM
3V3_STBY	277	GPIOE[0]	SCL_NVM
	278	GPIOM[0]	USB_ENA_A
	279	GPIOM[1]	5V_VCC
	280	GPIOM[2]	
	281	GPIOM[3]	AMP_SHDN

N.C. R293 4k7 3V3_STBY
KEYBOARD_STBY
SC1_PIN8
DVD_SENSE R742 20k OVER_CUR_DETECT
For Internal CPU Selection BACKLIGHT_DIM
For Internal CPU Selection R524 10k 3V3_STBY R279 4k7 3V3_STBY
R287 4k7 3V3_STBY SDA
R286 4k7 3V3_STBY SCL
R289 4k7 3V3_STBY TX/SDA
R290 4k7 3V3_STBY RX/SCL
R294 4k7 3V3_STBY IR_IN C5V6 D174 SW_UPDATE_SELECT
R1280 4k7 3V3_STBY
R1283 22k IPOD_GPIO1
R1279 4k7
AMP_MUTE
R278 4k7 3V3_STBY
VDDP
OPTION2
R291 4k7 3V3_VCC
R161 47R DVB_RXD
R162 47R R292 4k7 3V3_VCC DVB_TXD
R356 100R
TP159
R724 100k 10V 100n C182
D155 1N4148
VDDP
R1248 47R HP_DETECT
R261 4k7 3V3_STBY
R262 4k7 3V3_STBY SDA_NVM SCL_NVM
R964 47R USB_ENA_A
R1036 4k7 5V_VCC
R31 47R AMP_SHDN
MAX810 MAX809LTR U130 GND RST VCC
C1129 22u 25V
3V3_STBY R1265 1k 10V 100n C183
Reset IC supplyi 3V3 stbyden

PUSH V+ AND V- AT THE SAME TIME FOR MENU

KEYBOARD_ONBOARD
P+ SW5 R1332 270R
P- SW4 R1331 470R
VOL+ SW1 R1289 1k2
TV/AV SW6 R1333 2k7
VOL- SW3 R1305 3k9
STBY SW2 R1292 5k1

N.C. CN145
5V_STBY S120
R164 47R RX/SCL
R163 47R TX/SDA
DEBUG SOCKET

PROG_EN R282 4k7 R280 4k7
5V_STBY R281 4k7
BC848B Q128
U127 M74HC4052
UART_RXD
RX/SCL_SC
RX/SCL
2Y0 2Y2 2Z 2Y3 2Y1 E VEE GND
VCC 1Y2 1Y1 1Z 1Y0 1Y3 S0 S1
C180 100n 10V 5V_STBY
TX/SDA
TX/SDA_SC
UART_TXD
SW_UPDATE_SELECT
4k7 R284 5V_STBY

PROG_EN	
0	HC4052 DISABLE
1	HC4052 ENABLE

SW_UPDATE_SELECT	
0	DVB_SW_UPDATE
1	ANALOG_SW_UPDATE

S18 3V3_VCC
S121 5V_VCC
R1345 4k7
C1163 100n 10V
PDP_IRQ S195
R745 1k
R233 4k7 Q147 BC858B
C530 220p 50V
S123
R352 100R
R353 100R
R354 100R
R355 100R
DIMMING
BACKLIGHT_DIM S194
S196
R232 4k7 Q126 BC848B
C529 220p 50V
MEGA_DCR
R234 4k7 Q127 BC848B
C531 220p 50V
C383 10u 10V

U103 24C32
E0 E1 E2 VSS VCC WC SCL SDA
C181 100n 10V 3V3_STBY
NVM_WP
SCL_NVM
SDA_NVM
TP110 TP109 TP108 TP112
TP111

TP350 TP353 TP307
PROG_EN
SW_UPDATE_SELECT
RESET_7101

VESTEL	PROJECT NAME : 17mb37-1	A3
SCH NAME :CONTROLLER	SHEET:5 OF:18	
DRAWN BY :SADIK SEHIT	14-10-2009_16:25	









MEMORY

8MB SDRAM



Place MCLKE Clock resistor close to MSTAR Pin





WARNING!!!DON'T USE VIA FOR MCLK AND DATA SIGNALS

VESTEL	PROJECT NAME : 17mb37	A3
SCH NAME :MEMORY INTERFACE	SHEET:6 OF:18	
DRAWN BY :ÖNDER GENÇ	14-10-2009_09:10	

HEADPHONE AMPLIFIER



2.5 WATT OPTION



POP NOISE CIRCUIT





AUDIO INPUTS







VESTEL	PROJECT NAME : 17mb37	A3
SCH NAME :AUDIO		SHEET:7 OF:18
DRAWN BY :SADIK SEHIT		15-10-2009_16:06

DVB-T DEMODULATOR

U152
STV0362

DVB-C DEMODULATOR

U109
STV0297E

U174
TS431AIL

Q176
BC846B

BCP56-16
Q175

D166
BA159

U182
FSA3157

Q171
BC847B

Q170
BC847B

BC817-25
Q103

X108
27MHz

X101
27MHZ

place this cap close to pin#56

VESTEL	PROJECT NAME 17mb37		A3
SCH NAME :DVB COFDM & QAM		SHEET:8	OF:18
DRAWN BY :ERTUG BAL		14-10-2009_09:10	





















VESTEL	PROJECT NAME : 17mb37	A3
SCH NAME :DDR RAM FOR STi7101	SHEET:9 OF:18	
DRAWN BY :HUSEYIN E. CETIN	14-10-2009_09:10	





































VESTEL	PROJECT NAME : 17mb37		A3
SCH NAME :POWER		SHEET:10 OF:18	
DRAWN BY :SADIK SEHIT		15-10-2009_15:59	

U138
MST6WB7GQ-3

GND15 244
VDDC4 245 ◁ VDDC
LVA4P 246
LVA4M 247
LVA3P 248 ▷ RX_A_3_P
LVA3M 249 ▷ RX_A_3_N
LVACKP 250 ▷ RX_A_CLK_P
LVACKM 251 ▷ RX_A_CLK_N
LVA2P 252 ▷ RX_A_2_P
LVA2M 253 ▷ RX_A_2_N
LVA1P 254 ▷ RX_A_1_P
LVA1M 255 ▷ RX_A_1_N
LVA0P 256 ▷ RX_A_0_P
LVA0M 257 ▷ RX_A_0_N
VDDP6 258 ◁ VDDP
GND16 259
LVB4P 260
LVB4M 261
LVB3P 262 ▷ RX_B_3_P
LVB3M 263 ▷ RX_B_3_N
LVBCKP 264 ▷ RX_B_CLK_P
LVBCKM 265 ▷ RX_B_CLK_N
LVB2P 266 ▷ RX_B_2_P
LVB2M 267 ▷ RX_B_2_N
LVB1P 268 ▷ RX_B_1_P
LVB1M 269 ▷ RX_B_1_N
LVB0P 270 ▷ RX_B_0_P
LVB0M 271 ▷ RX_B_0_N

C311 100n 10V

19" TO 22" FFC OPTIONS

CN138

RX_B_0_N 1
RX_B_0_P 2
RX_B_1_N 3
RX_B_1_P 4
RX_B_2_N 5
RX_B_2_P 6
7
RX_B_CLK_N 8
RX_B_CLK_P 9
RX_B_3_N 10
RX_B_3_P 11
RX_A_0_N 12
RX_A_0_P 13
14
RX_A_1_N 15
RX_A_1_P 16
17
RX_A_2_N 18
RX_A_2_P 19
RX_A_CLK_N 20
RX_A_CLK_P 21
RX_A_3_N 22
RX_A_3_P 23
24
S295 25
PANEL_VCC ▷ S290 26
S291 27
PANEL_VCC 28
29
30

PANEL_VCC = 5V

LVDS CABLE

TP402

CN139

RX_B_0_N 1 2
TP396
RX_B_0_P 3 4
TP392
RX_B_1_N 5 6
TP404
RX_B_1_P 7 8
TP390
RX_B_2_N 9 10
TP408
RX_B_2_P 11 12
13 14
TP407
RX_B_CLK_N 15 16
TP389
RX_B_CLK_P 17 18
TP403
RX_B_3_N 19 20 ◁ PANEL_VCC
TP391
RX_B_3_P 21 22
TP401
RX_A_0_N 23 24
TP394
RX_A_0_P 25 26
27 28
TP395
RX_A_1_N 29 30
RX_A_1_P 31 32 ▷ S288
BACKLIGHT_ON/OFF TP405 TP400 33 34 ◁ BACKLIGHT_ON/OFF
TP406 RX_A_2_N 35 36
RX_A_2_P 37 38 ▷ S286
RX_A_CLK_N 39 40
RX_A_CLK_P 41 42 ◁ OPTION1
TP397
RX_A_3_N 43 44 ◁ OPTION2
TP399
RX_A_3_P 45 46 ◁ OPTION3
TP393
47 48
MEGA_DCR 49 50

CN140

PANEL_VCC
RX_B_3_P 1 2
RX_A_0_N 3 4
RX_A_0_P 5 6
7 8
RX_A_1_N 9 10
RX_A_1_P 11 12
13 14
BACKLIGHT_ON/OFF
15 16
RX_A_2_N 17 18
RX_A_2_P 19 20
RX_A_CLK_N 21 22 ◁ OPTION1
RX_A_CLK_P 23 24 ◁ OPTION2
RX_A_3_N 25 26 ◁ OPTION3
RX_A_3_P 27 28
29 30

S285
10k R1244 ◁ 3V3_VCC
10k R1243 ◁ 3V3_VCC
▷ PDP_IRQ
S288
S286
S284
S287
S283

SHORT CCT PROTECTION

PROTECT_PANEL
Q137 BC848B
R708 33k ◁ PANEL_VCC
10k R571

R706 33k ◁ 8V_VCC
10k R569
D135 BAW56
5V_TUN
3V3_VCC
D136 BAW56
5V_VCC
D137 BAW56
D3 BAW56

3V3_STBY
R565 10k
PROTECT
TP150
Q151 BC858B
R564 10k
Q136 BC848B
R563 10k
R562 10k

R705 33k ◁ 12V_VCC
10k R568
R37 33k ◁ 24V_VCC
10k R32
S228 ◁ LOWER_SUP

LOWER_SUP
Q163 BC848B
3V3_VCC
R912 10k
1k R1000
Q162 BC848B
R914 10k
R913 10k

D159 BAW56
1k R1259
1k R1260 ▷ 2V6_ST
1k R1255 ▷ 2V5_ST
D158 BAW56
1k R1256 ▷ 1V0_FE
▷ 1V0_ST

LOWER SUPPLY SHORT CCT PROTECTION

PANEL VCC = 5V/12V

PANEL_VCC
MEGA_DCR S6
OPTION2 10k R1 S5
3V3_VCC S8
3V3_VCC 10k R2
OPTION1
PDP_IRQ S9
RX_A_3_P S1
RX_A_3_N S3
RX_A_CLK_P S4
RX_A_CLK_N
RX_A_2_P
RX_A_2_N
RX_A_1_P
RX_A_1_N
RX_A_0_P
RX_A_0_N
PANEL_VCC R3 10k S2
R4 10k 3V3_VCC
R5 10k 330R F1
PANEL_VCC
OPTION3
10k R7 3V3_VCC
10k R6 330R F2
PANEL_VCC

CN2: 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

CN1: 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

PANEL_VCC = 5V/12V

VESTEL	PROJECT NAME : 17mb37	A3
SCH NAME :LVDS INTERFACE	SHEET:11OF:18	
DRAWN BY :SADIK SEHIT	14-10-2009_09:09	

















VESTEL	PROJECT NAME : 17mb37	A3
SCH NAME :USB		SHEET:12OF:18
DRAWN BY :SADIK SEHIT		14-10-2009_09:09



























VESTEL	PROJECT NAME 17mb37	A3
SCH NAME :STi7101 NOR FLASH & CI		SHEET:13 OF:18
DRAWN BY :ERTUG BAL		14-10-2009_09:10





















VESTEL	PROJECT NAME 17mb37	A3
SCH NAME :STi7101 FLASH & EEPROM		SHEET:14OF:18
DRAWN BY :ERTUG BAL		14-10-2009_09:10


LMI SYSTEM
S_LMI_ADDR0 M4 LMISYSADD[0] LMISYSDATA[0] V1 S_LMI_DATA0
S_LMI_ADDR1 N5 LMISYSADD[1] LMISYSDATA[1] V2 S_LMI_DATA1
S_LMI_ADDR2 N4 LMISYSADD[2] LMISYSDATA[2] W1 S_LMI_DATA2
S_LMI_ADDR3 P5 LMISYSADD[3] LMISYSDATA[3] W2 S_LMI_DATA3
S_LMI_ADDR4 U4 LMISYSADD[4] LMISYSDATA[4] Y1 S_LMI_DATA4
S_LMI_ADDR5 V5 LMISYSADD[5] LMISYSDATA[5] Y2 S_LMI_DATA5
S_LMI_ADDR6 V4 LMISYSADD[6] LMISYSDATA[6] AA1 S_LMI_DATA6
S_LMI_ADDR7 W5 LMISYSADD[7] LMISYSDATA[7] AA2 S_LMI_DATA7
S_LMI_ADDR8 W4 LMISYSADD[8] LMISYSDATA[8] E2 S_LMI_DATA8
S_LMI_ADDR9 U5 LMISYSADD[9] LMISYSDATA[9] E1 S_LMI_DATA9
S_LMI_ADDR10 P4 LMISYSADD[10] LMISYSDATA[10] F2 S_LMI_DATA10
S_LMI_ADDR11 T5 LMISYSADD[11] LMISYSDATA[11] F1 S_LMI_DATA11
S_LMI_ADDR12 T4 LMISYSADD[12] LMISYSDATA[12] G2 S_LMI_DATA12
S_LMI_DQM0 AB2 LMIS_DMASK0 LMISYSDATA[13] G1 S_LMI_DATA13
S_LMI_DQM1 J1 LMIS_DMASK1 LMISYSDATA[14] H2 S_LMI_DATA14
S_LMI_DQM2 AC1 LMIS_DMASK2 LMISYSDATA[15] H1 S_LMI_DATA15
S_LMI_DQM3 K2 LMIS_DMASK3 LMISYSDATA[16] AD1 S_LMI_DATA16
S_LMI_DQS0 AB1 LMIS_DSTROBE0 LMISYSDATA[17] AD2 S_LMI_DATA17
S_LMI_DQS1 J2 LMIS_DSTROBE1 LMISYSDATA[18] AE1 S_LMI_DATA18
S_LMI_DQS2 AC2 LMIS_DSTROBE2 LMISYSDATA[19] AE2 S_LMI_DATA19
S_LMI_DQS3 K1 LMIS_DSTROBE3 LMISYSDATA[20] AF1 S_LMI_DATA20
S_LMI_NOTBANK0 K4 LMISYSBKSEL[0] LMISYSDATA[21] AF2 S_LMI_DATA21
S_LMI_NOTBANK1 L5 LMISYSBKSEL[1] LMISYSDATA[22] AG1 S_LMI_DATA22
S_LMI_CLK U1 LMISYSCLK LMISYSDATA[23] AG2 S_LMI_DATA23
S_LMI_CKEN Y5 LMISYSCLKEN LMISYSDATA[24] L2 S_LMI_DATA24
R1150 120k R1 LMISYSREF LMISYSDATA[25] L1 S_LMI_DATA25
S_LMI_VREF H5 LMISYSVREF LMISYSDATA[26] M2 S_LMI_DATA26
S_LMI_NOTCAS J4 NOTLMISYSCAS LMISYSDATA[27] M1 S_LMI_DATA27
S_LMI_NOTCLK U2 NOTLMISYSCLK LMISYSDATA[28] N2 S_LMI_DATA28
S_LMI_NOTCS0 L4 NOTLMISYSCS[0] LMISYSDATA[29] N1 S_LMI_DATA29
TP251 M5 NOTLMISYSCS[1] LMISYSDATA[30] P2 S_LMI_DATA30
S_LMI_NOTRAS K5 NOTLMISYSRAS LMISYSDATA[31] P1 S_LMI_DATA31
S_LMI_RDNOTWR J5 NOTLMISYSWE LMIS_GNDCOMP R2
③
U160
STI7101YWC


LMI VIDEO
V_LMI_ADDR0 E10 LMIVIDADD[0] LMIVIDDATA[0] A14 V_LMI_DATA0
V_LMI_ADDR1 D10 LMIVIDADD[1] LMIVIDDATA[1] B14 V_LMI_DATA1
V_LMI_ADDR2 E9 LMIVIDADD[2] LMIVIDDATA[2] A15 V_LMI_DATA2
V_LMI_ADDR3 D9 LMIVIDADD[3] LMIVIDDATA[3] B15 V_LMI_DATA3
V_LMI_ADDR4 D6 LMIVIDADD[4] LMIVIDDATA[4] A16 V_LMI_DATA4
V_LMI_ADDR5 E6 LMIVIDADD[5] LMIVIDDATA[5] B16 V_LMI_DATA5
V_LMI_ADDR6 D5 LMIVIDADD[6] LMIVIDDATA[6] A17 V_LMI_DATA6
V_LMI_ADDR7 E5 LMIVIDADD[7] LMIVIDDATA[7] B17 V_LMI_DATA7
V_LMI_ADDR8 D4 LMIVIDADD[8] LMIVIDDATA[8] A1 V_LMI_DATA8
V_LMI_ADDR9 E7 LMIVIDADD[9] LMIVIDDATA[9] B2 V_LMI_DATA9
V_LMI_ADDR10 D8 LMIVIDADD[10] LMIVIDDATA[10] A2 V_LMI_DATA10
V_LMI_ADDR11 E8 LMIVIDADD[11] LMIVIDDATA[11] B3 V_LMI_DATA11
V_LMI_ADDR12 D7 LMIVIDADD[12] LMIVIDDATA[12] A3 V_LMI_DATA12
V_LMI_DQM0 B18 LMIV_DMASK0 LMIVIDDATA[13] B4 V_LMI_DATA13
V_LMI_DQM1 B6 LMIV_DMASK1 LMIVIDDATA[14] A4 V_LMI_DATA14
V_LMI_DQM2 A19 LMIV_DMASK2 LMIVIDDATA[15] B5 V_LMI_DATA15
V_LMI_DQM3 A6 LMIV_DMASK3 LMIVIDDATA[16] A20 V_LMI_DATA16
V_LMI_DQS0 A18 LMIV_DSTROBE0 LMIVIDDATA[17] B20 V_LMI_DATA17
V_LMI_DQS1 A5 LMIV_DSTROBE1 LMIVIDDATA[18] A21 V_LMI_DATA18
V_LMI_DQS2 B19 LMIV_DSTROBE2 LMIVIDDATA[19] B21 V_LMI_DATA19
V_LMI_DQS3 B7 LMIV_DSTROBE3 LMIVIDDATA[20] A22 V_LMI_DATA20
V_LMI_NOTBANK0 D14 LMIVIDBKSEL[0] LMIVIDDATA[21] B22 V_LMI_DATA21
V_LMI_NOTBANK1 E13 LMIVIDBKSEL[1] LMIVIDDATA[22] A23 V_LMI_DATA22
V_LMI_CLK A13 LMIVIDCLK LMIVIDDATA[23] B23 V_LMI_DATA23
V_LMI_CKEN D13 LMIVIDCLKEN LMIVIDDATA[24] A7 V_LMI_DATA24
R1151 120k B12 LMIVIDREF LMIVIDDATA[25] B8 V_LMI_DATA25
V_LMI_VREF C11 LMIVIDVREF LMIVIDDATA[26] A8 V_LMI_DATA26
V_LMI_NOTCAS D15 NOTLMIVIDCAS LMIVIDDATA[27] B9 V_LMI_DATA27
V_LMI_NOTCLK B13 NOTLMIVIDCLK LMIVIDDATA[28] A9 V_LMI_DATA28
V_LMI_NOTCS0 D11 NOTLMIVIDCS[0] LMIVIDDATA[29] B10 V_LMI_DATA29
TP250 E11 NOTLMIVIDCS[1] LMIVIDDATA[30] A10 V_LMI_DATA30
V_LMI_NOTRAS E14 NOTLMIVIDRAS LMIVIDDATA[31] A11 V_LMI_DATA31
V_LMI_RDNOTWR E15 NOTLMIVIDWE LMIV_GNDCOMP B11
④
U160
STI7101YWC


MISCELLANEOUS
R1130 470R AM30 ATAREF SYSACLKIN C1 SYSA_CLKIN
R886 10k AP31 ATARXN SYSBCLKIN AP27 SYSB_CLKIN
R880 10k AN31 ATARXP SYSBCLKINALT E27 SYSB_CLKIN_ALT
R888 10k AP30 ATATXN SYSBCLKOSC AN27 SYSB_CLKOSC
R885 10k AN30 ATATXP SYSCLKOUT E17 R887 10k
AN5 DAA_C1A SYSITRQ[0] AK25 R1076 100R DVB_IRQ
AP5 DAA_C2A SYSITRQ[1] AK26 R957 47R CI_IRQ
TP262 AN22 EMIDMAREQ[0] SYSITRQ[2] AK27 R879 10k
TP261 AL22 EMIDMAREQ[1] SYSITRQ[3] AK28 R882 10k
G5 NC1 TCK D21 TCK
AL6 NC2 TDI D22 TDI
AM5 NC3 TDO E22 TDO
AN9 NC4 TMDSREF T32 R1124 75R
AP9 NC5 TMDSTX0N T34 TMDSTX0N
A29 NC6 TMDSTX0P T33 TMDSTX0P
C30 NC7 TMDSTX1N R34 TMDSTX1N
L31 NC8 TMDSTX1P R33 TMDSTX1P
AM31 NC9 TMDSTX2N P34 TMDSTX2N
R883 10k E16 NMI TMDSTX2P P33 TMDSTX2P
NOTRST D20 NOT_TRST TMDSTXCN U34 TMDSTXCN
NOTASEBRK E20 NOTASEBRK TMDSTXCP U33 TMDSTXCP
RESET_7101 D19 NOTRESETIN TMS E21 TMS
R881 10k D16 RTCCLKIN TMUCLK E18 R884 10k
DCUTRIGGERIN D17 TRIGGERIN USBDM AP25 USB_DN
DCUTRIGGEROUT D18 TRIGGEROUT USBDP AN25 USB_DP
R878 10k E19 WDOGRSTOUT USBREF AM25 R1005 12k
⑤
U160
STI7101YWC




C742 100n
JTAG_PIN1 S231 1 1A VCC 14 F258 1k 3V3_VCC
2 1Y 6A 13 CI_WAIT
3 2A 6Y 12 FLASH_WAIT
NOTASEBRK S232 4 2Y 5A 11 FLASH_ADDR18
U181
74HCU04
TSBYTECLK_1 5 3A 5Y 10 CI_REG
CI_CLK 6 3Y 4A 9
7 GND 4Y 8









VESTEL	PROJECT NAME : 17mb37	A3
SCH NAME :STi7101 LMI, MISC		SHEET:15OF:18
DRAWN BY :HUSEYIN E. CETIN		14-10-2009_09:10





























VESTEL	PROJECT NAME : 17mb37	A3
SCH NAME :STi7101 A/V, PIO, EMI, TS	SHEET:16 OF:18	
DRAWN BY :HUSEYIN E. CETIN	14-10-2009_09:10	


VDD_1V0
F266
1k
C728 100n 10V
C791 100p 50V
S_LMI_DLL_VDD
F265
C729 100n 10V
C790 100p 50V
V_LMI_DLL_VDD
1V0_ST
F246
330R
C981 1u 6V3
C735 100n 10V
C801 100p 50V
USB_VDD_1V0
2V5_ST
F270
C1156 10u 10V
C730 100n 10V
C797 100p 50V
VDD_AF_2V5
F269
C978 1u 6V3
C732 100n 10V
C794 100p 50V
VDD_SATA_OSC_1V0
F268
C977 1u 6V3
C733 100n 10V
C793 100p 50V
USB_VDD_2V5
F267
C976 1u 6V3
C731 100n 10V
C792 100p 50V
VDD_SATA_OSC_2V5
F273
C993 10u 10V
C734 100n 10V
C798 100p 50V
VDD_CKGA
F262
C1154 10u 10V
C726 100n 10V
C795 100p 50V
VDD_ANA_2V5
2V6_ST
F239
330R
C974 470u 6V3
C702 100n 10V
C767 10n 16V
VDD_S_LMI_2V6
F240
C973 470u 6V3
C704 100n 10V
C765 10n 16V
VDD_V_LMI_2V6
F276
C1153 10u 10V
C719 100n 10V
C717 100n 10V
C808 100p 50V
VDD_CKG_2V5
F277
C1152 10u 10V
C713 100n 10V
C804 100p 50V
C720 100n 10V
C803 100p 50V
VDD_CKGB
F252
60R
C782 220u 6V3
C709 100n 10V
C716 100n 10V
C777 10n 16V
C715 100n 10V
C780 10n 16V
VDD_1V0
3V3_VCC
F242
330R
F241
C788 220u 6V3
C1155 100n 10V
C772 10n 16V
C706 100n 10V
C771 10n 16V
C705 100n 10V
C774 10n 16V
VDD_3V3
VDD_3V3 AK24 VDDE3V3_11
AM9 VDDE3V3_12
AM10 VDDE3V3_13
AM11 VDDE3V3_14
AM12 VDDE3V3_15
AM13 VDDE3V3_16
AM14 VDDE3V3_17
AM15 VDDE3V3_18
AP7 VDDE3V3_19
AN8 VDDE3V3_20
W30 TMDSVDDE3V3
VDD_3V3 AL24 USBVDDB3V3
VDD_1V0 F4 VDD_1
F5 VDD_2
G4 VDD_3
N16 VDD_4
N17 VDD_5
N18 VDD_6
N19 VDD_7
P17 VDD_8
P18 VDD_9
R13 VDD_10
R17 VDD_11
R18 VDD_12
R22 VDD_13
T13 VDD_14
T14 VDD_15
T21 VDD_16
T22 VDD_17
U13 VDD_18
U14 VDD_19
U21 VDD_20
U22 VDD_21
V13 VDD_22
V14 VDD_23
V21 VDD_24
V22 VDD_25
W13 VDD_26
W14 VDD_27
W21 VDD_28
W22 VDD_29
Y13 VDD_30
Y17 VDD_31
Y18 VDD_32
Y22 VDD_33
AA17 VDD_34
AA18 VDD_35
AB16 VDD_36
AB17 VDD_37
AB18 VDD_38
AB19 VDD_39
AF30 VDD_40
AK16 VDD_41
AL16 VDD_42
AM16 VDD_43
AM17 VDD_44
AM18 VDD_45
AM19 VDD_46
AN16 VDD_47
AP16 VDD_48
A30 AUD_GNDA
B30 AUD_GNDAS
K31 DGNDPLL80V0
C31 FS0_GNDA
G31 FS0_GNDD
D27 GND_ANA_1
M32 GND_ANA_2
AK23 VDD_3V3 VDDE3V3_10
AF34 VDDE3V3_9
AF33 VDDE3V3_8
AF32 VDDE3V3_7
AF31 VDDE3V3_6
G34 VDDE3V3_5
G33 VDDE3V3_4
C26 VDDE3V3_3
B26 VDDE3V3_2
A26 VDDE3V3_1
H32 VDD_ANA_2V5 VDDE2V5_VID_ANA
E29 VDD_CKG_2V5 VDDE2V5_PLL80_ANA
E31 VDDE2V5_FS0_ANA
D31 VDD_ANA_2V5 VDDE2V5_AUD_ANA
G32 VDD_CKG_2V5 VDDE2V5_4FS_ANA
AM7 VDD_AF_2V5 VDDE2V5_5
AM7 VDDE2V5_4
AL7 VDDE2V5_3
AK7 VDDE2V5_2
AK3 VDDE2V5_1
AM23 USBVSSP2V5
AN23 USBVSSC2V5
AN24 USBVDDP2V5
AM24 USBVDDBC2V5
AM26 USB_VDD_2V5 SATAVDDOSC2V5
L30 VDD_SATA_OSC_2V5 CKGB_4FS1_VCCA
M30 VDD_CKG_2V5 CKGB_4FS0_VCCA
C2 CKGA_PLL2_AVDDPLL2V5
D2 CKGA_PLL2_AGNDPLL2V5
B1 VDD_CKG_2V5 CKGA_PLL1_AVDDPLL2V5
D1 CKGA_PLL1_AGNDPLL2V5
C3 VDD_CKG_2V5 CKGA_PLL_VDDE2V5
N30 AVDDPLL80V0
B29 VDD_ANA_2V5 AUD_VCCA
C29 VDD_CKG_2V5 FS0_VCCA
E30 DA_SD_0_VCCA
D30 DA_HD_0_VCCA
E12 VDD_V_LMI_2V6 LMIVIDVDDE2V5_10
D12 LMIVIDVDDE2V5_9
C13 LMIVIDVDDE2V5_8
C10 LMIVIDVDDE2V5_7
C9 LMIVIDVDDE2V5_6
C8 LMIVIDVDDE2V5_5
C7 LMIVIDVDDE2V5_4
C6 LMIVIDVDDE2V5_3
C5 LMIVIDVDDE2V5_2
C4 LMIVIDVDDE2V5_1
AC3 VDD_S_LMI_2V6 LMISYSVDDE2V5_11
AB3 LMISYSVDDE2V5_10
AA5 LMISYSVDDE2V5_9
AA3 LMISYSVDDE2V5_8
Y4 LMISYSVDDE2V5_7
Y3 LMISYSVDDE2V5_6
W3 LMISYSVDDE2V5_5
V3 LMISYSVDDE2V5_4
U3 LMISYSVDDE2V5_3
T2 LMISYSVDDE2V5_2
T1 LMISYSVDDE2V5_1
AP24 USB_VDD_1V0 USBVDDP
AL25 USBVDDBS
W33 TMDSVDDX
AA32 TMDSVDDSL
AC32 TMDSVDDP
AB32 TMDSVDDD
W32 TMDSVDDCK
W34 TMDSVDDC2
Y32 TMDSVDDC1
W31 TMDSVDDC0
V31 TMDSVDD
AP29 SATAVDDT[1]
AN29 SATAVDDT[0]
AL30 SATAVDDREF
AL28 SATAVDDR[0]
AM29 SATAVDDR[1]
AL26 VDD_SATA_OSC_1V0 SATAVDDOSC
AL29 SATAVDDDLL
A12 V_LMI_DLL_VDD LMIVIDDLL_VDD
H4 S_LMI_DLL_VDD LMISYSDLL_VDD
G30 FS0_VDD
K30 DVDDPLL80V0
H30 CKGB_4FS1_VDDD
J30 CKGB_4FS0_VDDD
E4 VDD_CKGB CKGB_PLL2_DVDDPLL1V0
E3 VDD_CKGA CKGA_PLL2_DGNDPLL1V0
F3 CKGA_PLL1_DVDDPLL1V0
D3 VDD_CKGA CKGA_PLL1_DGNDPLL1V0
GND_8 P13
GND_9 P14
GND_10 P15
GND_11 P16
GND_12 P19
GND_13 P20
GND_14 P21
GND_15 P22
GND_16 R14
GND_17 R15
GND_18 R16
GND_19 R19
GND_20 R20
GND_21 R21
GND_22 T15
GND_23 T16
GND_24 T17
GND_25 T18
GND_26 T19
GND_27 T20
GND_28 U15
GND_29 U16
GND_30 U17
GND_31 U18
GND_32 U19
GND_33 U20
GND_34 V15
GND_35 V16
GND_36 V17
GND_37 V18
GND_38 V19
GND_39 V20
GND_40 W15
GND_41 W16
GND_42 W17
GND_43 W18
GND_44 W19
GND_45 W20
GND_46 Y14
GND_47 Y15
GND_48 Y16
GND_49 Y19
GND_50 Y20
GND_51 Y21
GND_52 AA13
GND_53 AA14
GND_54 AA15
GND_55 AA16
GND_56 AA19
GND_57 AA20
GND_58 AA21
GND_59 AA22
GND_60 AB13
GND_61 AB14
GND_62 AB15
GND_63 AB20
GND_64 AB21
GND_65 AB22
GND_66 AK29
GND_67 AK30
GND_68 AK31
GND_69 AL31
GND_70 AM22
GND_71 AN26
GND_72 AN32
GND_73 AP26
GND_74 AP32
GND_7 N22
GND_6 N21
GND_5 N20
GND_4 N15
GND_3 N14
GND_2 N13
GND_1 H3
GNDE_49 AP6
GNDE_48 AP4
GNDE_47 AN6
GNDE_46 AN4
GNDE_45 AL5
GNDE_44 AL4
GNDE_43 AK5
GNDE_42 AK4
GNDE_41 AM6
GNDE_40 AM4
GNDE_39 AJ3
GNDE_38 AH3
GNDE_37 AG3
GNDE_36 AF3
GNDE_35 AE3
GNDE_34 AD3
GNDE_33 T3
GNDE_32 R5
GNDE_31 R4
GNDE_30 R3
GNDE_29 P3
GNDE_28 N3
GNDE_27 M3
GNDE_26 L3
GNDE_25 K3
GNDE_24 J3
GNDE_23 E23
GNDE_22 D23
GNDE_21 C24
GNDE_20 C23
GNDE_19 C22
GNDE_18 C21
GNDE_17 C20
GNDE_16 C19
GNDE_15 C18
GNDE_14 C17
GNDE_13 C16
GNDE_12 C15
GNDE_11 C14
GNDE_10 B24
GNDE_9 A24
GNDE_8 U31
GNDE_7 V30
GNDE_6 AK32
GNDE_5 AJ32
GNDE_4 AH32
GNDE_3 AG34
GNDE_2 AG33
GNDE_1 AG32
AGNDPLL80V0 D32
USBVSSP AP23
USBVSSBS AL23
TMDSVSSX V33
TMDSVSSSL U32
TMDSVSSP P32
TMDSVSSD N32
TMDSVSSCK V32
TMDSVSSC2 V34
TMDSVSSC1 M33
TMDSVSSC0 N34
TMDSGNDE R32
SATAVSST AP28
SATAVSSREF AM27
SATAVSSR AN28
SATAVSSOSC AL27
SATAVSSDLL AM28
LMIVIDDLL_VSS C12
LMISYSDLL_VSS G3
GNDE_VID_ANA J32
GNDE_PLL80_ANA K32
GNDE_FS0_ANA F32
GNDE_AUD_ANA E32
GNDE_4FS_ANA F31
DA_SD_0_GNDA F30
DA_HD_0_GNDA C32
CKGB_4FS1_GNDD H31
CKGB_4FS1_GNDA L32
CKGB_4FS0_GNDD J31
CKGB_4FS0_GNDA M31
⑧
U160
STI7101YWC
2V6
TP227 2V6_ST
TP228 VDDM
TP273 VDD_DMC
TP249 VDD_DMQ
TP238 VDD_S_LMI_2V6
TP226 VDD_V_LMI_2V6
2V5
TP248 2V5_ST
TP247 VDD_CKG_2V5
TP255 VDD_AF_2V5
TP252 VDD_ANA_2V5
TP256 VDD_SATA_OSC_2V5
TP258 USB_VDD_2V5
TP277 2V5A_FE
TP246 2V5_QAM
3V3
TP198 3V3_VCC
TP276 AVDD_AU
TP275 AVDD_USB
TP225 3V3_HDMI
TP232 VDD_3V3
TP231 3V3_ETH
TP266 3V3A_USB
TP230 3V3D_FE
TP229 3V3_QAM
TP235 VCC_F
TP234 3V3_CI
TP236 3V3D_USB
8V
TP143 8V_VCC
12V
TP201 12V_VCC
5V
TP197 5V_VCC
TP241 5V_CI
TP274 5V_SPDIF
TP233 5V_AV
TP158 5V_TUN
5V_STBY
TP202 5V_STBY
1V26_STBY
TP242 VDDC
TP142 1V26_STBY
3V3_STBY
TP239 VDDP
TP240 AVDD_33
TP144 3V3_STBY
1V0
TP260 USB_VDD_1V0
TP259 VDD_CKGA
TP243 VDD_CKGB
TP257 VDD_SATA_OSC_1V0
TP244 VDD_1V0
TP279 1V0D_FE1
TP278 1V0A_FE1
TP237 1V_QAM
TP253 S_LMI_DLL_VDD
TP254 V_LMI_DLL_VDD
VESTEL
PROJECT NAME : 17mb37
A3
SCH NAME :STi7101 POWER
SHEET:17OF:18
DRAWN BY :HUSEYIN E. CETIN
14-10-2009_09:10





Ethernet lines must be 100ohm differential pairs





VESTEL	PROJECT NAME : 17mb37	A3
SCH NAME :ETHERNET		SHEET:18 OF:18
DRAWN BY :ERTUG BAL		14-10-2009_09:10

LCD-22VT10DVD



NO	DESCRIPTION	QTY	VESTEL CODE
1	FRONT COVER LCD 22890	1	
2	LENS IR xx856	1	20400623
3	17 LD 98	1	20403610
4	SCREW P C ZN YFMB 3 x 9.5	2	35008081
5	ASM SPEAKER	2	
6	19" DISPLAY ASM MB 25	1	
7	BUTTON FUNCTION MB25 W/S	1	20397457
8	METAL INSERT M4.0x0.7-D6.3-L5.8 B02	4	35022955
9	BACK CVR LCD 22880 DVD W/SPK/DVD/FB	1	
10	SCREW P C ZN YSMB 4x16	8	35008088
11	COVER FOOT LCD 19880	1	
12	SCREW P C ZN YSMB 4x16	4	35008088

PARTS LIST

No.	Component	Description
1	VE20432333	BACK CVR.AS.22880 SP-BO&DVD&FBT(WO/IP
2	VE20444080	BUTTON FUNCTION MB25 W/ST.BY(HOTST.-BLK
3	VE20500505	FRONT 22890 (B.C.BL/P-V(S)L-SANYO
4	VE20439864	LENS LED 19890 (PEARL SILVER/P)
5	VE20449329	LENS LED 19890 MILKY%30(I)
6	VE20454403	CN.A.FFC 30P/300 P=1MM LVDS(22"MB25
7	VE30064829	TFT LCD 216W LG LC220WXE TBA1 RoHS
8	VE20447336	MD.ASY.17LD104-19-22890 (MB25)BLUE
9	VE20484013	CHS.ASSY.17MB37-52K12315372211115B6
10	VE20492338	MD.ASY.17IPS15-4-22"(MB25)(AVUSTRALYA)
11	VE30066607	HCN DL08DIVX G1WO¥USBMMCSAFE-ROHS (N.Hw)
12	VE30064217	5P/200 FLT W/C UL2468AWG26 ROHS
13	VE30064503	CNAS 12P/350 SHL W/DC DVD UL2464#26 ROHS
14	VE20463632	SPK.AS.19820/2/850(16/9(DVD(R/L)(MB37)BL
15	VE30064154	CNAS 20P/100 SIS W/DC UL1007AWG24RoHS
16	VE20444098	REMOTE CONTROL

PART LIST EXPLANATION

1. VE20432333 BACK COVER
2. VE20444080 BUTTON FUNCTION



3. VE20500505 FRONT 22890 (B.C.BL/P-V(S)L-SANYO
4. VE20439864 LENS LED 19890 (PEARL SILVER/P)
5. VE20449329 LENS LED 19890 MILKY%30(I)



6. VE20454403 CABLE FFC 30P/300 P=1MM LVDS(22"MB25

7. VE30064829 TFT LCD



8. VE20447336 MD.ASY.17LD104-19-22890 (MB25)BLUE

9. VE20484013 CHASSIS

10. VE20492338 POWER SUPPLY IPS BOARD

11. VE30066607 DVD LOADER

12. VE30064217 CNAS 5P/200 FLT W/C UL2468AWG26 ROHS. The cable from led board to chassis (fix C119 position in chassis)

13. VE30064503 CNAS 12P/350 SHL W/DC DVD UL2464#26 ROHS. The cable from DVD to chassis (fix C143 position in chassis)

14. VE20463632 Double Speaker.This code also includes the Speaker cable from speaker to Chassis and this cable should be fixed CN115 position on chassis side.

15. VE30064154 CNAS 20P/100 SIS W/DC UL1007AWG24RoHS. The cable from Power board to chassis (fix C137 position in chassis)


VE30064829 TFT LCD
VE30064503
VE30064154
VE20484013
VE30066607
VE20492338
VE20463632
VE20447336
VE30064217

June/2008

SANYO Electric Co., Ltd.